The filter cache: an energy efficient memory structure
暂无分享,去创建一个
[1] David A. Patterson,et al. Computer Organization & Design: The Hardware/Software Interface , 1993 .
[2] Kanad Ghose,et al. Analytical energy dissipation models for low-power caches , 1997, ISLPED '97.
[3] David A. Patterson,et al. Large and Fast: Exploiting Memory Hierarchy , 1994 .
[4] Kanad Ghose,et al. Energy-efficiency of VLSI caches: a comparative study , 1997, Proceedings Tenth International Conference on VLSI Design.
[5] Uming Ko,et al. Energy optimization of multi-level processor cache architectures , 1995, ISLPED '95.
[6] Roland A. Bechade,et al. A 32b 66 MHz 1.8 W microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[7] Scott A. Mahlke,et al. IMPACT: an architectural framework for multiple-instruction-issue processors , 1991, ISCA '91.
[8] Alvin M. Despain,et al. Cache design trade-offs for power and performance optimization: a case study , 1995, ISLPED '95.
[9] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[10] Mark Horowitz,et al. Energy dissipation in general purpose microprocessors , 1996, IEEE J. Solid State Circuits.
[11] Miodrag Potkonjak,et al. MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[12] Norman P. Jouppi,et al. WRL Research Report 93/5: An Enhanced Access and Cycle Time Model for On-chip Caches , 1994 .
[13] R. Stephany,et al. A 200MHz 32b 0.5W CMOS RISC Microprocessor , 1998 .
[14] Wen-mei W. Hwu,et al. IMPACT: an architectural framework for multiple-instruction-issue processors , 1991, [1991] Proceedings. The 18th Annual International Symposium on Computer Architecture.