"Wireless Proximity Communications for 3D System Integration"

Capacitive and inductive coupling I/Os are emerging non-contact parallel links for chips that are stacked in a package. The capacitive coupling utilizes a pair of electrodes that are formed by top layer of IC interconnections. The inductive coupling uses coils, just like a transformer, that are rolled by the IC interconnections. They are implemented by digital circuits in a standard CMOS. No new wafer process or mechanical process is required, and hence inexpensive. Since there is no pad exposed for contact, ESD protection structure can be removed. Chips under difference supply voltages can be directly connected, since they provide with an AC-coupling interface. This paper presents fundamental differences between the inductive coupling and the capacitive coupling. Secondly, advantages of the inductive coupling over Through-Silicon-Vias and micro-bumps are discussed. Circuit techniques to raise aggregated data rate to 1 Th/s, and lower energy dissipation to 0.14 pJ/h are presented. Future challenges and opportunities such as a 3D scaling scenario are described.

[1]  Iwata Atsushi,et al.  A 3D-Integration Scheme Utilizing Wireless Interconnections for Implementing Hyper Brains , 2005 .

[2]  T. Sakurai,et al.  A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package , 2006, IEEE Journal of Solid-State Circuits.

[3]  N. Miura,et al.  A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[5]  K. Kondo,et al.  A 160Gb/s interface design configuration for multichip LSI , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  T. Sakurai,et al.  A 195Gb/s 1.2W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[7]  Tadahiro Kuroda,et al.  A 0.14pJ/b Inductive-Coupling Inter-Chip Data Transceiver with Digitally-Controlled Precise Pulse Shaping , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  D.D. Antono,et al.  1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface scheme , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  R. Ho,et al.  Electronic alignment for proximity communication , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[10]  Tadahiro Kuroda,et al.  Cross talk countermeasures in inductive inter-chip wireless superconnect , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[11]  T. Kuroda,et al.  Perspective of Low-Power and High-Speed Wireless Inter-Chip Communications for SiP Integration , 2006, 2006 European Solid-State Device Research Conference.

[12]  T. Sakurai,et al.  Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[13]  Roberto Guerrieri,et al.  A 0.14mW/Gbps high-density capacitive interface for 3D system integration , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[14]  Paul D. Franzon,et al.  3 gb/s AC coupled chip-to-chip communication using a low swing pulse receiver , 2006, IEEE Journal of Solid-State Circuits.

[15]  P. Franzon,et al.  2.8 Gb/s inductively coupled interconnect for 3D ICs , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[16]  Kuroda Tadahiro,et al.  A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link , 2006 .

[17]  Paul D. Franzon,et al.  4 Gbps high-density AC coupled interconnection , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[18]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[19]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[20]  Justin Schauer,et al.  Circuit Techniques to Enable 430Gb/s/mm2 Proximity Communication , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[21]  M. Sasaki,et al.  A 0.95 mW/1.0 Gbps spiral-inductor based wireless chip-interconnect with asynchronous communication scheme , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[22]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[23]  Tadahiro Kuroda,et al.  An Attachable Wireless Chip Access Interface for Arbitrary Data Rate Using Pulse-Based lnductive-Coupling through LSI Package , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.