Energy-efficient performance budgeting in FEC-based high-speed I/O links

In this paper, we look at how the introduction of Forward Error Correction (FEC) impacts system design in a high-speed I/O link. We present examples where coding gain maps to improvements in transmit swing, ADC precision, jitter tolerance and comparator offset tolerance.

[1]  Vladimir Stojanovic,et al.  Modeling and analysis of high-speed links , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[2]  Vladimir Stojanovic,et al.  Optimal linear precoding with theoretical and practical data rates in high-speed serial-link backplane communication , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[3]  Vladimir Stojanovic,et al.  Channel-limited high-speed links: modeling, analysis and design , 2005 .

[4]  Yuriy Greshishchev,et al.  A 24GS/s 6b ADC in 90nm CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  R.L. Narasimha,et al.  Forward error correction for high-speed I/O , 2008, 2008 42nd Asilomar Conference on Signals, Systems and Computers.

[6]  J.E. Jaussi,et al.  Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.

[7]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[9]  James E. Jaussi,et al.  Future Microprocessor Interfaces: Analysis, Design and Optimization , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[10]  Vladimir Stojanovic,et al.  Optimization-based framework for simultaneous circuit-and-system design-space exploration: A high-speed link example , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.