Communication Techniques in Parallel Processing

Large-scale parallel processing is one basis for the design of the supercomputer systems needed for many scientific, industrial, and military applications. The interconnection network in a parallel processing system provides the vehicle for communications among the processors and memories. Eight interconnection techniques for supporting large-scale parallelism (e.g., 26 to 216 processors) are overviewed. These are the Cube, Shuffle-Exchange, PM21 (Plus-Minus 2i), and FNN (Four Nearest Neighbor) single stage networks, and the Generalized Cube, Extra Stage Cube, Augmented Data Manipulator, and Dynamic Redundancy multistage networks.

[1]  Tse-Yun Feng,et al.  On a Class of Multistage Interconnection Networks , 1980, IEEE Transactions on Computers.

[2]  Howard Jay Siegel,et al.  PASM: A Partitionable SIMD/MIMD System for Image Processing and Pattern Recognition , 1981, IEEE Transactions on Computers.

[3]  Howard Jay Siegel,et al.  Implementation Approach and Reliability Estimation of Dynamic Redundancy Networks , 1986, RTSS.

[4]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[5]  Howard Jay Siegel,et al.  Study of multistage SIMD interconnection networks , 1978, ISCA '78.

[6]  Robert J. McMillen,et al.  The Multistage Cube: A Versatile Interconnection Network , 1981, Computer.

[7]  Cauligi S. Raghavendra,et al.  The Gamma network: A multiprocessor interconnection network with redundant paths , 1982, ISCA 1982.

[8]  Robert J. McMillen,et al.  Routing Schemes for the Augmented Data Manipulator Network in an MIMD System , 1982, IEEE Transactions on Computers.

[9]  Howard Jay Siegel,et al.  Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks , 1977, IEEE Transactions on Computers.

[10]  Charles L. Seitz,et al.  The cosmic cube , 1985, CACM.

[11]  S. Levialdi,et al.  Languages and architectures for image processing , 1981 .

[12]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[13]  Tse-Yun Feng,et al.  Fault-Diagnosis for a Class of Multistage Interconnection Networks , 1981, IEEE Trans. Computers.

[14]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[15]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.

[16]  Tse-Yun Feng,et al.  Fault Diagnosis of Multistage Interconnection Networks with Four Valid States , 1985, ICDCS.

[17]  Tse-Yun Feng.  Data Manipulating Functions in Parallel Processors and Their Implementations , 1974, IEEE Transactions on Computers.

[18]  Gerald M. Masson,et al.  A Sampler of Circuit Switching Networks , 1979, Computer.

[19]  Howard Jay Siegel,et al.  Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.) , 1985 .

[20]  Howard Jay Siegel,et al.  Design and Analysis of Dynamic Redundancy Networks , 1988, IEEE Trans. Computers.

[21]  J. Robert Heath,et al.  Classification Categories and Historical Development of Circuit Switching Topologies , 1983, CSUR.

[22]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[23]  Howard Jay Siegel,et al.  A survey of interconnection methods for reconfigurable parallel processing systems* , 1979, 1979 International Workshop on Managing Requirements Knowledge (MARK).

[24]  Janak H. Patel.  Performance of Processor-Memory Interconnections for Multiprocessors , 1981, IEEE Transactions on Computers.

[25]  S. Levialdi.  Integrated technology for parallel image processing , 1985 .

[26]  Suchai Thanawastien,et al.  Interference Analysis of Shuffle/Exchange Networks , 1981, IEEE Transactions on Computers.

[27]  Gary J. Nutt.  Microprocessor implementation of a parallel processor , 1977, ISCA 1977.

[28]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[29]  Robert J. McMillen,et al.  Evaluation of cube and data manipulator networks , 1985, J. Parallel Distributed Comput..

[30]  G. Jack Lipovski,et al.  An overview of the Texas reconfigurable array computer , 1899, AFIPS '80.

[31]  Mark S. Gerhardt,et al.  Programmable Radar Signal Processing Using the Rap , 1974, Sagamore Computer Conference.

[32]  Jean-Loup Baer,et al.  Computer systems architecture , 1980 .

[33]  Stephen F. Lundstrom,et al.  Design and Validation of a Connection Network for Many-Processor Multiprocessor Systems , 1981, Computer.

[34]  Kenneth J. Thurber.  Distributed-processor communication architecture , 1979 .

[35]  John F. Beetem,et al.  The GF11 supercomputer , 1985, ISCA '85.

[36]  Dharma P. Agrawal,et al.  A Survey and Comparision of Fault-Tolerant Multistage Interconnection Networks , 1987, Computer.

[37]  Chuan-lin Wu,et al.  Tutorial, interconnection networks for parallel and distributed processing , 1984 .

[38]  David L. Kuck,et al.  The Structure of Computers and Computations , 1978 .

[39]  Kenneth E. Batcher,et al.  Bit-Serial Parallel Processing Systems , 1982, IEEE Transactions on Computers.

[40]  Howard Jay Siegel,et al.  Fault location techniques for distributed control interconnection networks , 1985, IEEE Transactions on Computers.

[41]  Howard Jay Siegel.  The Theory Underlying the Partitioning of Permutation Networks , 1980, IEEE Transactions on Computers.

[42]  Robert J. McMillen,et al.  Using the Augmented Data Manipulator Network in PASM , 1981, Computer.

[43]  Ahmed Sameh,et al.  The Illiac IV system , 1972 .

[44]  Howard Jay Siegel,et al.  A Fault-Tolerant Multistage Interconnection Network for Multiprocessor Systems Using Dynamic Redundancy , 1986, ICDCS.

[45]  Howard Jay Siegel,et al.  The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems , 1982, IEEE Transactions on Computers.

[46]  Howard Jay Siegel,et al.  A Model of SIMD Machines and a Comparison of Various Interconnection Networks , 1979, IEEE Transactions on Computers.

[47]  Theodore R. Bashkow,et al.  A large scale, homogeneous, fully distributed parallel machine, I , 1977, ISCA '77.

[48]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[49]  Mary Diane Palmer Leland.  On the Power of the Augmented Data Manipulator Network , 1985, ICPP.

[50]  W. Daniel Hillis,et al.  The connection machine , 1985 .

[51]  Kevin P. McAuliffe,et al.  The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.

[52]  Yoshikuni Okada,et al.  A Reconfigurable Parallel Processor with Microprogram Control , 1982, IEEE Micro.

[53]  A. E. Filip.  A distributed signal processing architecture , 1982, ICDCS.

[54]  Jack B. Dennis,et al.  Building blocks for data flow prototypes , 1980, ISCA '80.

[55]  Michael J. Flynn,et al.  Very high-speed computing systems , 1966 .