An Analysis Framework for Transient-Error Tolerance

Transient or soft errors are an increasing problem in mainstream microelectronics. We propose a framework for modeling transient-error tolerance (TET) in logic circuits. We classify transient errors as critical or non-critical according to their impact on circuit behavior, such as their ability to disturb the internal state for specified periods of time. We introduce a metric called the critical soft-error rate (CSER) as an alternative to conventional SER, and present some analysis strategies based on CSER. This approach employs a new single transient fault (STF) model, which is defined in terms of a temporary stuck-at fault and its associated circuit state. Although basically technology-independent, STFs can be extended with low-level physical attributes. With STFs, we can estimate the transient error probability perr of a circuit's nodes, as well as various measures of error susceptibility and TET. We demonstrate the use of STFs with combinational and sequential circuits, including several types of adders. We also present a systematic hardening strategy that uses perr as a guide to improving TET.

[1]  Shedletsky,et al.  The Error Latency of a Fault in a Sequential Digital Circuit , 1976, IEEE Transactions on Computers.

[2]  David Blaauw,et al.  Logic SER reduction through flip flop redesign , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[3]  Jacob Savir,et al.  Testing for Single Intermittent Failures in Combinational Circuits by Maximizing the Probability of Fault Detection , 1980, IEEE Transactions on Computers.

[4]  Mehdi Baradaran Tahoori,et al.  Soft error modeling and protection for sequential elements , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[5]  C.-C. Jay Kuo,et al.  Spatial and Temporal Error Concealment Techniques for Video Transmission Over Noisy Channels , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[6]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[7]  Tino Heijmen,et al.  Soft-Error Rate Testing of Deep-Submicron Integrated Circuits , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[8]  Melvin A. Breuer.  Determining error rate in error tolerant VLSI chips , 2004, Proceedings. DELTA 2004. Second IEEE International Workshop on Electronic Design, Test and Applications.

[9]  Melvin A. Breuer,et al.  Testing for Intermittent Faults in Digital Circuits , 1973, IEEE Transactions on Computers.

[10]  Nur A. Touba,et al.  Cost-effective approach for reducing soft error failure rate in logic circuits , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[11]  Bernd Becker,et al.  Low-Cost Hardening of Image Processing Applications Against Soft Errors , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[12]  Sujit Dey,et al.  Soft-spot analysis: targeting compound noise effects in nanometer circuits , 2005, IEEE Design & Test of Computers.

[13]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[14]  Andreas G. Veneris,et al.  Seamless Integration of SER in Rewiring-Based Design Space Exploration , 2006, 2006 IEEE International Test Conference.

[15]  Edward J. McCluskey,et al.  Probabilistic Treatment of General Combinational Networks , 1975, IEEE Transactions on Computers.

[16]  Ioannis G. Tollis,et al.  Improved Techniques for Estimating Signal Probabilities , 1989, IEEE Trans. Computers.

[17]  John P. Hayes,et al.  Transient fault characterization in dynamic noisy environments , 2005, IEEE International Conference on Test, 2005..

[18]  Naresh R. Shanbhag,et al.  Sequential Element Design With Built-In Soft Error Resilience , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.