论文信息 - Design of cascode current mirror OTA in ultra-deep submicron CMOS technology

Design of cascode current mirror OTA in ultra-deep submicron CMOS technology

The paper proposes a sizing procedure for design of cascode current mirror OTA in 45nm CMOS ultra-deep submicron technology. To this aim the basic relations in the discussed circuit are presented and a short characterization of the 45nm CMOS technology is made. The main considerations for the design of the circuit in subthreshold region of operation of transistors are pointed out and a semi-empirical sizing procedure is developed. It is applied in the design of three variants of the studied cascode current mirror OTA. The results from the simulations confirm the effectiveness of the proposed sizing procedure.

Emil Dimitrov Manolov

[1] E. D. Manolov. Exploration of experimental approaches for gm/ID based sizing of Sub-micron CMOS Transistors , 2016 .

[2] E. D. Manolov. Performance investigation of deep and ultra-deep submicron CMOS transistors in analog circuit design , 2016 .

[3] M. Milkovic. Current gain high-frequency CMOS operational amplifiers , 1985 .

[4] Carlos Galup-Montoro,et al. CMOS Analog Design Using All-Region MOSFET Modeling: CMOS Analog Design Using All-Region MOSFET Modeling , 2010 .

[5] Paul Jespers. The gm/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits: The semi-empirical and compact model approaches , 2009 .

[6] David A. Johns,et al. Analog Integrated Circuit Design , 1996 .

[7] Nikos Makris,et al. Analog performance of advanced CMOS in weak, moderate, and strong inversion , 2010, Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2010.

[8] Christian C. Enz,et al. Low-power analog/RF circuit design based on the inversion coefficient , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[9] Eric A. Vittoz,et al. Weak inversion for ultra low-power and very low-voltage circuits , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[10] Tertulien Ndjountche,et al. CMOS Analog Integrated Circuits: High-Speed and Power-Efficient Design , 2011 .