Soft-cores generation by instruction set analysis
暂无分享,去创建一个
[1] Enrico Macii,et al. Algorithms for Approximate FSM Traversal , 1993, 30th ACM/IEEE Design Automation Conference.
[2] Heinrich Meyr,et al. On core and more: a design perspective for systems-on-a-chip , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.
[3] Yoshinori Takeuchi,et al. Effectiveness of the ASIP design system PEAS-III in design of pipelined processors , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).
[4] Peter Pirsch,et al. A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).
[5] Enrico Macii,et al. Algorithms for approximate FSM traversal based on state space decomposition , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] E. Filippi,et al. The virtual chip set: a parametric IP library for system-on-a-chip design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[7] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[8] Yervant Zorian,et al. Introducing Core-Based System Design , 1997, IEEE Des. Test Comput..