An analog behavioral equivalence checking methodology for simulink models and circuit level designs

We propose a simulation-based analog equivalence checking methodology between high level Simulink models and their low level Spice counterparts. The equivalence of high and low level designs is determined by comparing a set of predefined performance parameters measured during the simulation of both models. Our methodology investigates around the optimal point of equivalency to obtain a range of input parameters for both models, where the error percentage between the performance parameters of both models is less than a specified threshold. We demonstrate the validity of our approach on three designs, an inverter, an operational amplifier, and a buck converter, where our approach proves to be an efficient tool in equivalence checking of analog circuits.

[1]  ByongChan Lim,et al.  Fortifying analog models with equivalence checking and coverage analysis , 2010, Design Automation Conference.

[2]  Jacob A. Abraham,et al.  Verification of transient response of linear analog circuits , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[3]  ByongChan Lim,et al.  An efficient test vector generation for checking analog/mixed-signal functional models , 2010, Design Automation Conference.

[4]  Peng Li,et al.  On behavioral model equivalence checking for large analog/mixed signal systems , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[5]  G. Dundar,et al.  A formal equivalence checking methodology for Simulink and Register Transfer Level designs , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).

[6]  Lars Hedrich,et al.  Advanced methods for equivalence checking of analog circuits with strong nonlinearities , 2010, Formal Methods Syst. Des..

[7]  Lars Hedrich,et al.  Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking , 2004 .

[8]  Lars Hedrich,et al.  A formal approach to nonlinear analog circuit verification , 1995, ICCAD.