An analog behavioral equivalence checking methodology for simulink models and circuit level designs
暂无分享,去创建一个
[1] ByongChan Lim,et al. Fortifying analog models with equivalence checking and coverage analysis , 2010, Design Automation Conference.
[2] Jacob A. Abraham,et al. Verification of transient response of linear analog circuits , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[3] ByongChan Lim,et al. An efficient test vector generation for checking analog/mixed-signal functional models , 2010, Design Automation Conference.
[4] Peng Li,et al. On behavioral model equivalence checking for large analog/mixed signal systems , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] G. Dundar,et al. A formal equivalence checking methodology for Simulink and Register Transfer Level designs , 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD).
[6] Lars Hedrich,et al. Advanced methods for equivalence checking of analog circuits with strong nonlinearities , 2010, Formal Methods Syst. Des..
[7] Lars Hedrich,et al. Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking , 2004 .
[8] Lars Hedrich,et al. A formal approach to nonlinear analog circuit verification , 1995, ICCAD.