Self-timed MOS current mode logic for digital applications

This paper describes a Self-Timed MOS Current-Mode Logic (ST-MCML) for digital applications. The architecture and operation of ST-MCML is explained and analyzed. 4-bit ripple and 16-bit carry look ahead adders are implemented using the ST-MCML technique in a 0.18-/spl mu/m, 1.8-V, 1-GHz CMOS process. ST-MCML is compared to conventional MCML, static CMOS and domino logic in terms of power, delay, Power-Delay-Product (PDP) and Energy-Delay-Product (EDP). ST-MCML achieves low-power values as well as minimum PDP and EDP values.

[1]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[2]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[3]  Masakazu Yamashina,et al.  An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .

[4]  Mohamed I. Elmasry,et al.  Effect of technology scaling on digital CMOS logic styles , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[5]  Matt Reilly.  Designing an Alpha Microprocessor , 1999, Computer.

[6]  Masayuki Mizuno,et al.  A GHz MOS adaptive pipeline technique using MOS current-mode logic , 1996, IEEE J. Solid State Circuits.