Design of highly efficient VLSI architectures for 2-D DWT and 2-D IDWT

This paper presents a design methodology for the implementation of high-performance 2-D discrete wavelet transform (DWT) and 2-D inverse DWT (IDWT). By exploiting the multi-rate feature inherent in the algorithms, an effective schedule that interleaves all the row-wise and column-wise computations of different octaves onto three fundamental convolutional filters is proposed. Based on this computation schedule, very high efficient architectures can be synthesized. The resulting architectures cannot only achieve fast computation time at less silicon cost due to nearly full hardware utilization, but they are also simple and modular, making them very suitable for VLSI implementation. Furthermore, the proposed design methodology enables the design of the configurable architecture that can process both DWT and IDWT.

[1]  Chaitali Chakrabarti,et al.  Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..

[2]  A. S. Lewis,et al.  VLSI architecture for 2-D Daubechies wavelet transform without multipliers , 1991 .

[3]  Andreas Antoniou,et al.  A systolic array architecture for 2-D inverse wavelet transform , 1999, 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat. No.99CH36368).

[4]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[5]  K.K. Parhi,et al.  Systolic VLSI architectures for 1-D discrete wavelet transforms , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[6]  Stéphane Mallat,et al.  A Theory for Multiresolution Signal Decomposition: The Wavelet Representation , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[7]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[8]  G. Knowles.  VLSI architecture for the discrete wavelet transform , 1990 .

[9]  Liang-Gee Chen,et al.  A programmable VLSI architecture for 2-D discrete wavelet transform , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[10]  Keshab K. Parhi,et al.  Calculation of minimum number of registers in 2-D discrete wavelet transforms using lapped block processing , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Magdy A. Bayoumi,et al.  A Vlsi Architecture for Separable 2-D Discrete Wavelet Transform , 1998, J. VLSI Signal Process..

[12]  Sao-Jie Chen,et al.  Efficient VLSI architecture for 2-D inverse discrete wavelet transforms , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).