A Dynamic Buffer Management of Hybrid Solid State Disk for Media Applications

This research is to design a dynamic data packing and flushing method for buffer architecture to improve write performance of Hybrid Solid State Disk (HSDD), combined with Single Level Cell (SLC) and Multi Level Cell (MLC) flash memory, for multimedia applications. SLC has relatively excellent endurance and performance and is expensive, whereas MLC has relatively bad endurance and performance and is cheap. As short and frequent write requests (random request) are transferred in SLC and long and infrequent write requests (sequential request) are transferred in MLC, HSSD processes write requests efficiently to enhance its overall endurance. To optimize the write performance of HSSD, access pattern is analyzed to devise a decision function to determine random or sequential request, which can be one of major media accessing characteristics. Specifically data must be written in parallel for maximum sequential allocation in case of multimedia applications. But it is difficult to detect precise access pattern of requests, because several requests tend to be mixed by multi-processing. Also data tend to be written intensively in some specific logical blocks. Thus, data being written should be pushed and packed into the buffer to enhance the degree of sequential write. And the data to be flushed is selected by the condition of HSSD. The proposed buffering method shows better performance by 42% on average than basic buffering structure. Although an overhead occurred by additional structure in proposed architecture is considered.

[1]  Scott A. Brandt,et al.  Reducing Hybrid Disk Write Latency with Flash-Backed I/O Requests , 2007, 2007 15th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems.

[2]  Bruce Jacob,et al.  The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization , 2009, ISCA '09.

[3]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX ATC.

[4]  Hyojun Kim,et al.  BPLRU: A Buffer Management Scheme for Improving Random Writes in Flash Storage , 2008, FAST.

[5]  Charles C. Weems,et al.  A hybrid flash translation layer design for SLC-MLC flash memory based multibank solid state disk , 2011, Microprocess. Microsystems.

[6]  Bruce Jacob,et al.  Memory Systems: Cache, DRAM, Disk , 2007 .

[7]  Jin-Soo Kim,et al.  FAB: flash-aware buffer management policy for portable media players , 2006, IEEE Transactions on Consumer Electronics.

[8]  Junseok Park,et al.  Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs , 2009, 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[9]  Charles C. Weems,et al.  A Pattern Adaptive NAND Flash Memory Storage Structure , 2012, IEEE Transactions on Computers.

[10]  Sang-Won Lee,et al.  A survey of Flash Translation Layer , 2009, J. Syst. Archit..

[11]  Heeseung Jo,et al.  A superblock-based flash translation layer for NAND flash memory , 2006, EMSOFT '06.

[12]  Li-Pin Chang,et al.  Hybrid solid-state disks: Combining heterogeneous NAND flash in large SSDs , 2008, 2008 Asia and South Pacific Design Automation Conference.