Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique

This paper presents possible designs for high speed error tolerant adder using Gate Diffusion Input (GDI) technique. The 1-bit modified full adder (MFA) proposed in [1] is implemented using GDI technique (GDI-MFA). The GDI-MFA is extended to implement a 16-bit high speed error tolerant adder (GDI-HSETA). The performance of various configurations is studied based on metrics such as delay, area and power dissipation. The circuits have been simulated using pSPICE software. From the results it is observed that the proposed GDI-MFA has 52% less transistor count and consumes 33% less power compared to conventional adders. Results of simulation of GDI-HSETA and other adders in pSpice indicate that the proposed adder has 21.6% power reduction and 13% less transistor count. Also, based on the implementation of GDI-HSETA and existing 16-bit adders on FPGA Spartan 6 platform, it is observed that GDI-HSETA achieved power reduction compared to 16-bit adders using conventional design.

[1]  S. Akashe,et al.  A novel high-performance CMOS 1 bit full-adder cell , 2013, 2013 7th International Conference on Intelligent Systems and Control (ISCO).

[2]  Massimo Alioto,et al.  Analysis and Comparison on Full Adder Block in , 2002 .

[3]  Keivan Navi,et al.  Novel direct designs for 3-input XOR function for low-power and high-speed applications , 2010 .

[4]  C. Vasanthanayaki,et al.  High Performance Significance Approximation Error Tolerance Adder for Image Processing Applications , 2016, J. Electron. Test..

[5]  E. Abu-Shama,et al.  A new cell for low power adders , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[6]  Keivan Navi,et al.  Two new low-power Full Adders based on majority-not gates , 2009, Microelectron. J..

[7]  Massimo Alioto,et al.  Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Omid Kavehei,et al.  A novel low-power full-adder cell for low voltage , 2009, Integr..

[9]  Rangaswamy Nakkeeran,et al.  GDI based full adders for energy efficient arithmetic applications , 2016 .

[10]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Orest J. Bedrij Carry-Select Adder , 1962, IRE Trans. Electron. Comput..

[12]  Edwin Hsing-Mean Sha,et al.  A novel multiplexer-based low-power full adder , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  P. Dhavachelvan,et al.  Modified Gate Diffusion Input Technique: A New Technique for Enhancing Performance in Full Adder Circuits , 2012 .

[14]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[15]  Kaushik Roy,et al.  IMPACT: IMPrecise adders for low-power approximate computing , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[16]  Alexander Fish,et al.  Full-Swing Gate Diffusion Input logic - Case-study of low-power CLA adder design , 2014, Integr..

[17]  Shyh-Jye Jou,et al.  A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design , 1995 .

[18]  Paolo Ienne,et al.  Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.

[19]  Peter J. Varman,et al.  High performance reliable variable latency carry select addition , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Shruthi Nataraj Area-Delay-Power Efficient Carry-Select Adder , 2015 .

[21]  Manish Singhal,et al.  Low power high speed area efficient Error Tolerant Adder using gate diffusion input method , 2016, 2016 3rd International Conference on Signal Processing and Integrated Networks (SPIN).

[22]  S. Geetha,et al.  High Speed Error Tolerant Adder for Multimedia Applications , 2017, J. Electron. Test..

[23]  Harish M. Kittur,et al.  Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy , 2014, Circuits Syst. Signal Process..

[24]  Keivan Navi,et al.  Design of two Low-Power full adder cells using GDI structure and hybrid CMOS logic style , 2014, Integr..

[25]  Basant K. Mohanty,et al.  Area–Delay–Power Efficient Carry-Select Adder , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[26]  M. C. Bhuvaneswari,et al.  Test Generation for Crosstalk-Induced Delay Faults in VLSI Circuits Using Modified FAN Algorithm , 2012, VLSI Design.

[27]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[30]  M.-J. Hsiao,et al.  Carry-select adder using single ripple-carry adder , 1998 .

[31]  Sudarshan Tiwari,et al.  Performance Analysis of High Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design , 2012, VLSI Design.

[32]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  B. Ramkumar,et al.  Low-Power and Area-Efficient Carry Select Adder , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.