Automatic TLM Generation for Early Validation of Multicore Systems

This article suggests a methodology to validate software applications for a multicore platform by automatically generating transaction-level models from task-level specification of the applications. Software vendors developing applications for multicore platforms can leverage this methodology for early validation.

[1]  Peter Marwedel,et al.  Embedded system design , 2021, Embedded Systems.

[2]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[3]  Kingshuk Karuri,et al.  A SW performance estimation framework for early system-level-design using fine-grained instrumentation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[4]  Jeffry T. Russell,et al.  Architecture-level performance evaluation of component-based embedded systems , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Daniel Gajski,et al.  Cycle-approximate Retargetable Performance Estimation at the Transaction Level , 2008, 2008 Design, Automation and Test in Europe.

[6]  Jong-Yeol Lee,et al.  Timed compiled-code simulation of embedded software for performance analysis of SOC design , 2002, DAC '02.

[7]  Donatella Sciuto,et al.  Source-level execution time estimation of C programs , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).

[8]  Samar Abdi,et al.  Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support , 2009, IESS.

[9]  Daniel D. Gajski,et al.  Embedded System Design: Modeling, Synthesis and Verification , 2013 .