Notice of Violation of IEEE Publication Principles "A 2-5GHz low jitter 0.13 μm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter (frequency synthesizer application)"