Design of Eight Bit Novel Reversible Arithmetic and Logic Unit

Digital circuits made up of classical gates dissipate significant amount of energy as bits are erased during logic operations. Use of reversible logic gates to implement such circuits can significantly reduce the power consumed. This paper covers various aspects about reversible computing and reversible logic gates. Furthermore in this paper we have tried to design a reversible implementation of eight bit arithmetic and logic unit, optimal in terms of number of gates used and number of garbage outputs produced.

[1]  Himanshu Thapliyal,et al.  Novel Reversible Multiplier Architecture Using Reversible TSG Gate , 2006, IEEE International Conference on Computer Systems and Applications, 2006..

[2]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[3]  Himanshu Thapliyal,et al.  A Novel Reversible TSG Gate and Its Application for Designing Reversible Carry Look-Ahead and Other Adder Architectures , 2005, Asia-Pacific Computer Systems Architecture Conference.

[4]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[5]  Giancarlo Mauri,et al.  Simulating the Fredkin Gate with Energy-Based P Systems , 2004, J. Univers. Comput. Sci..

[6]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[7]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[8]  Lafifa Jamal,et al.  Novel reversible division hardware , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.