Generation of Stacking Faults and Prismatic Dislocation Loops in Device‐Processed Silicon Wafers