A New Pipelined Systolic Array-Based Architecture for Matrix Inversion in FPGAs with Kalman Filter Case Study

A new pipelined systolic array-based (PSA) architecture for matrix inversion is proposed. The pipelined systolic array (PSA) architecture is suitable for FPGA implementations as it efficiently uses available resources of an FPGA. It is scalable for different matrix size and as such allows employing parameterisation that makes it suitable for customisation for application-specific needs. This new architecture has an advantage of processing element complexity, compared to the in other systolic array structures, where the size of the input matrix is given by. The use of the PSA architecture for Kalman filter as an implementation example, which requires different structures for different number of states, is illustrated. The resulting precision error is analysed and shown to be negligible.

[1]  Sau-Gee Chen,et al.  Systolic implementation of Kalman filter , 1994, Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems.

[2]  T. Başar,et al.  A New Approach to Linear Filtering and Prediction Problems , 2001 .

[3]  George W. Irwin.  Parallel algorithms for control , 1992 .

[4]  E. Kamen,et al.  Introduction to Optimal Estimation , 1999 .

[5]  A. K. Ghosh,et al.  Performance of modified Faddeev algorithm on optical processors , 1992 .

[6]  Michael A. Shanblatt,et al.  An Improved Systematic Method for Constructing Systolic Arrays from Algorithms , 1987, 24th ACM/IEEE Design Automation Conference.

[7]  Alessandro Paccagnella,et al.  Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.

[8]  Jiri Kadlec,et al.  A parallel predictive controller , 1996 .

[9]  David C. Swanson.  Signal Processing for Intelligent Sensor Systems , 2000 .

[10]  George W. Irwin,et al.  Systolic Kalman filtering: an overview , 1990 .

[11]  Peter J. Fleming,et al.  Fine-grain parallel processing implementations of Kalman filter algorithms , 1991 .

[12]  Saeed V. Vaseghi,et al.  Advanced Digital Signal Processing and Noise Reduction , 2006 .

[13]  Ahmed El-Amawy.  A Systolic Architecture for Fast Dense Matrix Inversion , 1989, IEEE Trans. Computers.

[14]  Matej Zajc,et al.  An efficient linear algebra SoC design: implementation considerations , 2002, 11th IEEE Mediterranean Electrotechnical Conference (IEEE Cat. No.02CH37379).

[15]  Guillermo A. Jaquenod,et al.  Digital Signal Processing, A Computer Based Approach . 2nd Edition , 2003 .

[16]  K. Dharmarajan,et al.  Parallel VLSI algorithm for stable inversion of dense matrices , 1989 .

[17]  Zoran A. Salcic,et al.  Scalar-based direct algorithm mapping FPLD implementation of a Kalman filter , 2000, IEEE Trans. Aerosp. Electron. Syst..

[18]  Sanjit K. Mitra,et al.  Digital Signal Processing: A Computer-Based Approach , 1997 .