An ultra-low area and full-swing output 3T XNOR gate using 45nm technology

In this research paper we are presenting a new idea of a 3 transistor Exclusive NOR (XNOR) gate that produces low power and high performance with more noise immunity. The main aim of this research is to achieve maximum output voltage swing with improved delay, power and power delay product compared to the previous designs. The pre-simulation of the design is performed using Cadence EDA tool of 45nm technology.

[1]  Sudarshan Tiwari,et al.  New Design Methodologies for High Speed Low Power XOR-XNOR Circuits , 2009 .

[2]  Yuke Wang,et al.  New 4-transistor XOR and XNOR designs , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[3]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[4]  Nabihah Ahmad,et al.  A new design of XOR-XNOR gates for low power application , 2011, 2011 International Conference on Electronic Devices, Systems and Applications (ICEDSA).

[5]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.