An Ultra Low Power, 10-Bit Two-Step Flash ADC for Signal Processing Applications

An ultra low power, 10-bit two-step flash analog-to-digital converter (ADC) for communication and bio-potential signal processing applications is presented in this paper. In the proposed design the conventional open loop comparator is replaced with programmable bias inverter (PBI), the bias inverter (BI) consists of basic digital inverter with cascode PMOS and NMOS as bias transistors in the top and bottom. The switching threshold voltage of BI changes with different reference bias voltages, which compares the analog input voltage with BI switching threshold and provide respective digital outputs. The programmability of the BI makes the proposed ADC to operate from DC to 1 GS/s sampling frequency range and hence ADC power gets scaled accordingly. The major advantages of the PBI based two-step flash ADC is lower power consumption, smaller area and improved static/dynamic performance due to lower mismatch between the PBI comparators and smaller input capacitance. The proposed ADC is designed in 90nm standard CMOS process occupying a core area of 0.096 mm2. The performance parameters of the proposed ADC are found to be, differential non-linearity (DNL) of ±0.38 LSB, integral non-linearity of ±0.54 LSB, signal-to-noise-and-distortion ratio (SNDR) of 57.38 dB, spurious free dynamic range (SFDR) of 69.3 dB, effective number of bits (ENOB) of 9.24 at 1.0 V supply voltage. The power consumption of this ADC at 100 kS/s sampling frequencies is 280 nW and at higher sampling frequencies upto 1 GS/s it is 5.6 mW.

[1]  Kenichi Ohhata.  1-GHz, 17.5-mW, 8-bit Subranging ADC Using Offset-Cancelling Charge-Steering Amplifier , 2014 .

[2]  Akira Matsuzawa,et al.  Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jorge Pernillo,et al.  A 1.5-GS/s Flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Chih-Cheng Hsieh,et al.  A 0.3 V 10-bit SAR ADC With First 2-bit Guess in 90-nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Wengao Lu,et al.  14-bit 20 μW column-level two-step ADC for 640 × 512 IRFPA , 2015 .

[6]  Sheng Zhang,et al.  A 6-bit low power flash ADC with a novel bubble error correction used in UWB communication systems , 2014, 2014 IEEE International Conference on Electron Devices and Solid-State Circuits.

[7]  Mohammad Sharifkhani,et al.  A 4-Bit, 1.6 GS/s Low Power Flash ADC, Based on Offset Calibration and Segmentation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Jun Zhang,et al.  A 6-b 4-GSPS low-voltage flash ADC with a pipelined DCVSPG logic encoder , 2013, 2013 International Conference on Computational Problem-Solving (ICCP).

[9]  Yan Wang,et al.  Comparator with built-in reference voltage generation and split-ROM encoder for a high-speed flash ADC , 2015, 2015 International Symposium on Signals, Circuits and Systems (ISSCS).

[10]  Takahiro Miki,et al.  A 7-bit, 1.4 GS/s ADC With Offset Drift Suppression Techniques for One-Time Calibration , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Chih-Cheng Hsieh,et al.  A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Edgar Sánchez-Sinencio,et al.  An Energy-Efficient Time-Domain Asynchronous 2 b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure , 2014, IEEE Journal of Solid-State Circuits.

[13]  Franziska Hoffmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[14]  Wei-Hsin Tseng,et al.  A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters , 2016, IEEE Journal of Solid-State Circuits.

[15]  Behzad Razavi,et al.  A 12-b 5-Msample/s two-step CMOS A/D converter , 1992 .

[16]  Denis C. Daly,et al.  A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy , 2009, IEEE Journal of Solid-State Circuits.

[17]  Takumi Danjo,et al.  7-bit 0.8–1.2GS/s Dynamic Architecture and Frequency Scaling subrange ADC with binary-search/flash Live Configuring Technique , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[18]  Kyusun Choi,et al.  “The CMOS Inverter” as a Comparator in ADC Designs , 2004 .

[19]  Santiago Celma,et al.  Low-Voltage Low-Power CMOS Rail-to-Rail Voltage-to-Current Converters , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Lawrence T. Pileggi,et al.  A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[21]  Jin-Yi Lin,et al.  A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Jean-Olivier Plouchart,et al.  An 8-bit 1.5GS/s flash ADC using post-manufacturing statistical selection , 2010, IEEE Custom Integrated Circuits Conference 2010.

[23]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.