Design of a 3.3 V 12 bit CMOS D/A converter with a high linearity

This paper describes a 3.3 V, 65 MHz 12 bit CMOS current-mode DAC designed with a 8 MSB current matrix stage and a 4 LSB binary weighting stage. The linearity errors caused by a voltage drop of the ground line and a threshold voltage mismatch of transistors have been reduced by the symmetrical routing method with a ground line and the tree structure bias circuit, respectively. In order to realize a low glitch energy, a cascode current switch has been employed. The simulation results of the designed DAC show a conversion rate of 65 MHz, a power dissipation of 71.7 mW, a DNL of /spl plusmn/0.2 LSB and an INL of /spl plusmn/0.8 LSB with a single power supply of 3.3 V for a 0.6 /spl mu/m n-well CMOS technology.

[1]  M.J.M. Pelgrom.  A 10-b 50-MHz CMOS D/A converter with 75- Omega buffer , 1990 .

[2]  Guido Torelli,et al.  Active compensation of parasitic capacitances in a 10 bit 50 MHz CMOS D/A converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  Chung-Yu Wu,et al.  A low glitch 10-bit 75-MHz CMOS video D/A converter , 1995 .

[5]  Hannu Tenhunen,et al.  Design and implementation of high-performance CMOS D/A converter , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[6]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[7]  Masao Nakaya,et al.  An 80-MHz 8-bit CMOS D/A converter , 1986 .

[8]  Kwang Sub Yoon,et al.  A 3.3 V-70 MHz low power 8 bit CMOS digital to analog converter with two-stage current cell matrix structure , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.