论文信息 - A 300 nW, 12 ppm//spl deg/C Voltage Reference in a Digital 0.35 /spl mu/m CMOS Process

A 300 nW, 12 ppm//spl deg/C Voltage Reference in a Digital 0.35 /spl mu/m CMOS Process

A voltage reference has been implemented in a standard 0.35 mum CMOS process. A temperature coefficient of 12 ppm/degC is achieved in virtue of a complete suppression of the temperature dependence of the carrier mobility. The line sensitivity is 0.46 %/V and the maximum supply current, measured at 80degC, is 130 nA. The PSSR at 100 Hz and 10 MHz is -59 dB and -52 dB, respectively

G. Iannaccone | G. De Vita | P. Andreani

[1] K. Sakui,et al. A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[2] Ka Nang Leung,et al. A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .

[3] Giuseppe de Vita,et al. An ultra-low-power, temperature compensated voltage reference generator , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[4] K. Leung,et al. A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[5] K. Leung,et al. A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device , 2002, IEEE J. Solid State Circuits.