The commonly used two-stage CMOS operational amplifier suffers from two basic performance limitations due to the RC compensation network around the second gain stage. First, it provides stable operation for only a limited range of capacitive loads, and second, the power supply rejection shows severe degradation above the open-loop pole frequency. The technique described provides stable operation for a much larger range of capacitive loads, as well as much improved V/SUB BB/ power supply rejection over very wide bandwidths for the same basic operational amplifier circuit. The author presents a mathematical analysis of this new technique in terms of its frequency and noise characteristics followed by its implementation in all n-well CMOS process. Experimental results show 70-dB negative power supply rejection at 100 kHz and an input noise density of 58 nV/(Hz)/SUP 1/2/ at 1 kHz.
[1]
D.J. Allstot,et al.
A high performance low power CMOS channel filter
,
1980,
IEEE Journal of Solid-State Circuits.
[2]
P.R. Gray,et al.
MOS operational amplifier design-a tutorial overview
,
1982,
IEEE Journal of Solid-State Circuits.
[3]
D.A. Hodges,et al.
High-performance NMOS operational amplifier
,
1978,
IEEE Journal of Solid-State Circuits.
[4]
V. R. Saari.
Low-Power High-Drive CMOS Operational Amplifiers
,
1983
.
[5]
V.R. Saari,et al.
A single-chip CMOS PCM codec with filters
,
1981,
IEEE Journal of Solid-State Circuits.
[6]
R. Gregorian,et al.
A single chip speech synthesizer using a switched-capacitor multiplier
,
1983
.