论文信息 - Connecting the Cloud: Transparent and Flexible Communication for a Cluster of Intel SCCs

Connecting the Cloud: Transparent and Flexible Communication for a Cluster of Intel SCCs

The focus of this paper is the analysis of InterProcessor Communication for future many-core processors. We present a prototype that connects two Intel Single-chip Cloud Computer boards via PCI express in a transparent way, which creates a high flexibility concerning the target of a remote memory access. This enables message passing based applications using RCCE as well as MPI to run on a Cluster-of-Clusters consisting of 96 SCC cores. As a result, it is possible to analyze programming models for the SCC Many-Core Processors regarding scalability and hierarchy-aware communication in more detail. Along with this, we present first performance results and develop alternative communication and synchronization schemes for optimization.

Thomas Bemmerl | Stefan Lankes | Carsten Clauss | Pablo Reble | Michael Riepen

[1] Thomas Bemmerl,et al. Evaluation and improvements of programming models for the Intel SCC many-core processor , 2011, 2011 International Conference on High Performance Computing & Simulation.

[2] Thomas Bemmerl,et al. A Fast Inter-Kernel Communication and Synchronization layer for MetalSVM , 2011, MARC Symposium.

[3] Thomas Bemmerl,et al. Performance Tuning of SCC-MPICH by Means of the Proposed MPI-3.0 Tool Interface , 2011, EuroMPI.

[4] Jörg Nolte,et al. Data Sharing Mechanisms for Parallel Graph Algorithms on the Intel SCC , 2012, MARC Symposium.

[5] Thomas Bemmerl,et al. Hierarchy-Aware Message-Passing in the Upcoming Many-Core Era , 2012 .

[6] Bettina Schnor,et al. One-Sided Communication in RCKMPI for the Single-Chip Cloud Computer , 2012, MARC Symposium.

[7] Stefan Lankes,et al. The path to MetalSVM: Shared virtual memory for the SCC , 2012 .

[8] Thomas Bemmerl,et al. Evaluation of Hardware Synchronization Support of the SCC Many-Core Processor , 2012 .

[9] David H. Bailey,et al. The Nas Parallel Benchmarks , 1991, Int. J. High Perform. Comput. Appl..

[10] Saurabh Dighe,et al. The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.