A 0.8V algorithmically defined buffer and ring oscillator low-energy design for nanometer SoCs

In this paper, an algorithmically defined buffer and ring oscillator design for low energy applications is proposed. The goal of the algorithm is to easily converge to a low energy solution while the system maintains constant speed and full swing at a given supply voltage, irrespective of the capacitive load. The experimental circuit is a 980MHz oscillator operating from a 0.8V supply, driving a 1pF load, designed using a 0.18mum TSMC CMOS process technology. A comparison to the well known minimum delay tapered buffer, using an exponential horn designed independently of the oscillator, is done. The comparison shows that our algorithm produces a 3.7-3.9 times improvement in terms of power, energy, and energy delay product (EDP) metrics, and 14.6 times improvement in terms of the energy area product (EAP)

[1]  Eby G. Friedman,et al.  Unification of speed, power, area, and reliability in CMOS tapered buffer design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[3]  Yvon Savaria,et al.  Performance improvement of configurable processor architectures using a variable clock period , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[4]  Y. Savaria,et al.  A variable period clock synthesis (VPCS) architecture for next-generation power-aware SoC applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[5]  T. Nguyen,et al.  A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Massoud Pedram,et al.  Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation , 2004, ICCAD 2004.

[7]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.