Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM
暂无分享,去创建一个
Wei Zhang | Qi Jia | Yanyan Liu | Changkun Wu
[1] Lin Wu,et al. Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform , 2011, IEEE Transactions on Computers.
[2] Magdy Bayoumi,et al. P2E-DWT: A parallel and pipelined efficient VLSI architecture of 2-D Discrete Wavelet Transform , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).
[3] Chih-Hsien Hsia,et al. Memory-Efficient Hardware Architecture of 2-D Dual-Mode Lifting-Based Discrete Wavelet Transform , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[4] M. N. Shanmukha Swamy,et al. Low-Area and Low-Power Reconfigurable Architecture for Convolution-Based 1-D DWT Using 9/7 and 5/3 Filters , 2015, 2015 28th International Conference on VLSI Design.
[5] S. N. Merchant,et al. Dual-Scan Parallel Flipping Architecture for a Lifting-Based 2-D Discrete Wavelet Transform , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] Ching Chuen Jong,et al. A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT , 2013, IEEE Transactions on Signal Processing.
[7] Wei Zhang,et al. An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Basant K. Mohanty,et al. Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation , 2014, IET Image Process..
[9] Zujun Hou,et al. Memory Efficient Multilevel Discrete Wavelet Transform Schemes for JPEG2000 , 2015, IEEE Transactions on Circuits and Systems for Video Technology.
[10] Basant K. Mohanty,et al. Area- and Power-Efficient Architecture for High-Throughput Implementation of Lifting 2-D DWT , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] Yeong-Kang Lai,et al. A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform , 2009, IEEE Transactions on Consumer Electronics.
[12] Basant K. Mohanty,et al. Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT , 2011, IEEE Transactions on Signal Processing.
[13] Viktor K. Prasanna,et al. Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA , 2014, 2014 IEEE High Performance Extreme Computing Conference (HPEC).
[14] Ching Chuen Jong,et al. A Memory-Efficient Scalable Architecture for Lifting-Based Discrete Wavelet Transform , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[15] Basant K. Mohanty,et al. Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[16] Michael A. Soderstrand. CSD multipliers for FPGA DSP applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[17] I. Daubechies,et al. Factoring wavelet transforms into lifting steps , 1998 .
[18] S. N. Merchant,et al. Multiplier-less pipeline architecture for lifting-based two-dimensional discrete wavelet transform , 2015, IET Comput. Digit. Tech..