Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator
暂无分享,去创建一个
[1] Pedro M. Figueiredo,et al. Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Horst Zimmermann,et al. A Comparator With Reduced Delay Time in 65-nm CMOS for Supply Voltages Down to 0.65 V , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Suat U. Ay. A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS , 2011 .
[4] Boris Murmann,et al. An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Horst Zimmermann,et al. A 0.12μm CMOS Comparator Requiring 0.5V at 600MHz and 1.5V at 6GHz , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] D. Yamazaki,et al. A 40-Gb/s CMOS clocked comparator with bandwidth modulation technique , 2005, IEEE Journal of Solid-State Circuits.
[7] Mohammad Maymandi-Nejad,et al. 1-bit quantiser with rail to rail input range for sub-1 V /spl Delta//spl Sigma/ modulators , 2003 .
[8] Alan B. Grebene,et al. Analog Integrated Circuit Design , 1978 .
[9] Jaeha Kim,et al. Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Horst Zimmermann,et al. A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47µW at 0.6V , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[11] Pierluigi Nuzzo,et al. Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] P. E. Allen,et al. Body-driving as a low-voltage analog design technique for CMOS technology , 2000, 2000 Southwest Symposium on Mixed-Signal Design (Cat. No.00EX390).
[13] Suat U. Ay,et al. Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.
[14] T. Nirschl,et al. Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.
[15] Degang Chen,et al. Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Eisse Mensink,et al. A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[17] Reza Lotfi,et al. An offset cancellation technique for comparators using body-voltage trimming , 2011, 2011 IEEE 9th International New Circuits and systems conference.
[18] Horst Zimmermann,et al. Low-power 600 MHz comparator for 0.5 V supply voltage in 0.12 [micro sign]m CMOS , 2007 .