Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design

A physically based compact analytical single electron transistor (SET) model is proposed for hybrid CMOS-SET analog circuit simulation. The modeling approach is based on the "orthodox theory" of single electron tunneling, and valid for single or multi gate, symmetric or asymmetric devices and can also explain the background charge effect. The model parameters are physical device parameters and an associated parameter extraction procedure is reported. The device characteristics produced by the proposed model are verified with Monte Carlo simulation for large range of drain to source voltages (|V/sub DS/|/spl les/3e/C/sub /spl Sigma//) and temperatures [T/spl les/e/sup 2//(10k/sub B/C/sub /spl Sigma//)] and good agreements are observed. The proposed model is implemented in a commercial circuit simulator in order to develop a computer-aided design framework for CMOS-SET hybrid IC designs. A series of SPICE simulations are successfully carried out for different CMOS-SET hybrid circuits in order to reproduce their experimental/Monte Carlo simulated characteristics.

[1]  J. E. Mooij,et al.  Negative differential resistance due to single-electron switching , 1999 .

[2]  H. Namatsu,et al.  Si complementary single-electron inverter , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[3]  Konstantin K. Likharev,et al.  A new logic family based on single-electron transistors , 1995, 1995 53rd Annual Device Research Conference Digest.

[4]  H. Inokawa,et al.  A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .

[5]  C. Le Royer,et al.  Accurate Modeling of Quantum-Dot Based Multi Tunnel Junction Memory: Optimization and Process Dispersions Analyzes for DRAM Applications , 2002, 32nd European Solid-State Device Research Conference.

[6]  K. Matsuzawa,et al.  Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits , 2000 .

[7]  Adrian M. Ionescu,et al.  A Novel Elementary Single Electron Transistor Negative Differential Resistance Device , 2004 .

[8]  M. J. Goossens.  Analog neural networks in single-electron tunneling technology , 1998 .

[9]  P. Hadley,et al.  Simulating Hybrid Circuits of Single-Electron Transistors and Field-Effect Transistors , 2003 .

[10]  Yun Seop Yu,et al.  Macromodeling of single-electron transistors for efficient circuit simulation , 1999 .

[11]  Matthias Bucher,et al.  Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model , 2003 .

[12]  K. Banerjee,et al.  SETMOS: a novel true hybrid SET-CMOS high current Coulomb blockade oscillation cell for future nano-scale analog ICs , 2003, IEEE International Electron Devices Meeting 2003.

[13]  Santanu Mahapatra,et al.  A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits , 2003, ICCAD 2003.

[14]  H. Ahmed,et al.  Coulomb blockade memory using integrated single-electron transistor/metal-oxide-semiconductor transistor gain cells , 2000 .

[15]  A.M. Ionescu,et al.  A quasi-analytical SET model for few electron circuit simulation , 2002, IEEE Electron Device Letters.

[16]  H. Inokawa,et al.  A multiple-valued logic with merged single-electron and MOS transistors , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[17]  Wolfgang Porod,et al.  Analytic I-V model for single-electron transistors , 2000, 7th International Workshop on Computational Electronics. Book of Abstracts. IWCE (Cat. No.00EX427).

[18]  A.M. Ionescu,et al.  Modelling and analysis of power dissipation in single electron logic , 2002, Digest. International Electron Devices Meeting,.

[19]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[20]  J. E. Brewer,et al.  Extending the road beyond CMOS , 2002 .

[21]  Dragica Vasileska,et al.  Computational Electronics , 2006, Computational Electronics.

[22]  A. Toriumi,et al.  Programmable single-electron transistor logic for low-power intelligent Si LSI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[23]  Kaustav Banerjee,et al.  Few electron devices: towards hybrid CMOS-SET integrated circuits , 2002, DAC '02.