Test vector overlapping based compression tool for narrow test access mechanism

This paper describes an algorithm, which utilizes a test data compression method based on test vector overlapping to compact and compress test patterns. The algorithm takes deterministic test vectors previously generated in an ATPG and compresses them by reordering and overlapping them. It is able to speed up the test generation process by using distributed ATPG processing and compress test data for various fault models. Independency of the algorithm on used ATPG is discussed and verified, the compressor is able to cooperate with industry workflow tools using Verilog and STIL formats. The compressor preprocesses the input data to determine the degree of random test resistance for each fault. This optional step allows to rearrange the test vectors more efficiently and results to 10% compression ratio improvement in average.

[1]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Hans-Joachim Wunderlich,et al.  Reusing Scan Chains for Test Pattern Decompression , 2002, J. Electron. Test..

[3]  Heinrich Theodor Vierhaus,et al.  MILEF: an efficient approach to mixed level automatic test pattern generation , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[4]  Chauchin Su,et al.  A serial scan test vector compression methodology , 1993, Proceedings of IEEE International Test Conference - (ITC).

[5]  Huaguo Liang,et al.  A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters , 2001, J. Electron. Test..

[6]  Hans-Joachim Wunderlich,et al.  RESPIN++ - deterministic embedded test , 2002, Proceedings The Seventh IEEE European Test Workshop.

[7]  Ondrej Novák,et al.  Test pattern decompression using a scan chain , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[8]  Brion L. Keller,et al.  OPMISR: the foundation for compressed ATPG vectors , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[9]  Nur A. Touba,et al.  Reducing test data volume using LFSR reseeding with seed compression , 2002, Proceedings. International Test Conference.

[10]  Jiri Jenícek,et al.  Test Pattern Compression Based on Pattern Overlapping , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[11]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[12]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[13]  Yervant Zorian,et al.  Towards a standard for embedded core test: an example , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[14]  David M. Wu,et al.  An optimized DFT and test pattern generation strategy for an Intel high performance microprocessor , 2004, 2004 International Conferce on Test.

[15]  Edward J. McCluskey,et al.  California scan architecture for high quality and low power testing , 2007, 2007 IEEE International Test Conference.

[16]  Janak H. Patel,et al.  Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[17]  Christos A. Papachristou,et al.  Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.

[18]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[19]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[20]  Artur Jutman,et al.  Turbo Tester – diagnostic package for research and training , 2003 .

[21]  Jiri Jenícek,et al.  Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[22]  Krishnendu Chakrabarty,et al.  Frequency-Directed Run-Length (FDR) Codes , 2002 .

[23]  Hans-Joachim Wunderlich,et al.  Rxiensing scan chains for test pattern decompression , 2001, IEEE European Test Workshop, 2001..