Resynthesis of Multi-Phase Pipelines

This paper describes an algorithm for deriving necessary and sufficient constraints for a multi-phase sequential pipeline to operate at a target clock cycle. Constraints on delays of the pipeline stages are used to drive a combinational logic delay optimizer to resynthesize the pipeline stages for improved performance. A main advantage of such an approach is that a global picture of the distribution of delays in the circuit is obtained. It also permits safe cycle stealing through level-sensitive latches across pipeline stages.

[1]  R. K. Brayton,et al.  Graph algorithms for clock schedule optimization , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[2]  C. Leonard Berman,et al.  The fanout problem: from theory to practice , 1989 .

[3]  G. Borriello,et al.  Timing optimization of multi-phase sequential logic , 1990, Twenty-Third Annual Hawaii International Conference on System Sciences.

[4]  P. G. Paulin,et al.  Logic decomposition algorithms for the timing optimization of multi-level logic , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[5]  Carl Ebeling,et al.  Optimal Retiming of Multi-Phase, Level-Clocked Circuits , 1991 .

[6]  Thomas G. Szymanski,et al.  Computing optimal clock schedules , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[7]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[8]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  A heuristic algorithm for the fanout problem , 1991, DAC '90.

[10]  Giovanni De Micheli,et al.  Synchronous logic synthesis: algorithms for cycle-time minimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Robert K. Brayton,et al.  Timing optimization of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[12]  Gaetano Borriello,et al.  Timing optimization of multiphase sequential logic , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Robert K. Brayton,et al.  Performance optimization of pipelined circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.