A Scheduling Postprocessor to Exploit Morphable RTL Components During High-Level Synthesis

Reconfigurable computing is intended to fill the gap between hardware and software, achieving potentially much higher performance than software, while maintaining a higher level of flexibility than hardware. In this paper, a special type of course grain reconfigurable RTL components, called morphable multipliers, are used as parts of the implementation architecture, during a high-level synthesis scheduling postprocessing stage. With this approach, components that would remain idle in certain control steps are working full-time in two different modes, without any reconfiguration overhead applied to the critical path of the application. The results obtained with different DSP benchmarks show a maximum performance gain of 60% with an average 25% area gain.

[1]  Sumit Gupta,et al.  SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits , 2004 .

[2]  Jim Tørresen,et al.  High Performance Computing by Context Switching Reconfigurable Logic , 2002, ESM.

[3]  John Lach,et al.  Designing, Scheduling, and Allocating Flexible Arithmetic Components , 2003, FPL.

[4]  R. Ravi,et al.  Optimal Circuits for Parallel Multipliers , 1998, IEEE Trans. Computers.

[5]  Kevin Skadron,et al.  Applications of Small-Scale Reconfigurability to Graphics Processors , 2006, ARC.

[6]  Steven Trimberger,et al.  Scheduling designs into a time-multiplexed FPGA , 1998, FPGA '98.

[7]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[8]  M. Motomura,et al.  Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[9]  Majid Sarrafzadeh,et al.  An optimal algorithm for minimizing run-time reconfiguration delay , 2004, TECS.

[10]  George Economakos,et al.  High-level synthesis with reconfigurable datapath components , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[11]  Iyad Ouaiss,et al.  Register binding for FPGAs with embedded memory , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[12]  Michael A. Schuette,et al.  Morphable Multipliers , 2002, FPL.

[13]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[14]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.