Concurrent error detection in sequential circuits implemented using FPGAs with embedded memory blocks

We propose a low-overhead concurrent error detection scheme for a sequential circuit implemented using an FPGA with embedded memory blocks (EMBs). The presented scheme is proven to detect each permanent or transient fault associated with a single input or output of any component of the circuit that leads to an incorrect state transition. Such faults are detected with no latency. Our technique requires significantly less extra logic than the earlier proposed schemes for concurrent error detection in sequential circuits. For a large percentage of the examined benchmark circuits, no extra EMBs and just 3 extra LUTs are needed; for other circuits, the number of extra EMBs is quite limited - on average, an overhead in terms of the number of EMBs is 13.6%.

[1]  Wolfgang Rosenstiel,et al.  Error detection in fault secure controllers using state encoding , 1996, Proceedings ED&TC European Design and Test Conference.

[2]  Mariusz Rawski,et al.  An application of functional decomposition in ROM-based FSM implementation in FPGA devices , 2005, J. Syst. Archit..

[3]  Edward J. McCluskey,et al.  Finite state machine synthesis with concurrent error detection , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Steven J. E. Wilton,et al.  SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays , 1998, FPGA '98.

[5]  Régis Leveugle,et al.  Optimized Synthesis of Concurrently Checked Controllers , 1990, IEEE Trans. Computers.

[6]  Donatella Sciuto,et al.  Design of VHDL-based totally self-checking finite-state machine and data-path descriptions , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Nur A. Touba,et al.  Synthesis of low-cost parity-based partially self-checking circuits , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[8]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Jason Cong,et al.  Synthesis for FPGAs with embedded memory blocks , 2000, FPGA '00.

[10]  Mariusz Rawski,et al.  FSM implementation in embedded memory blocks of programmable logic devices using functional decomposition , 2002, Proceedings. International Conference on Information Technology: Coding and Computing.

[11]  Larry L. Kinney,et al.  Concurrent Fault Detection in Microprogrammed Control Units , 1985, IEEE Transactions on Computers.

[12]  Robert Baumann.  Technology scaling trends and accelerated testing for soft errors in commercial silicon devices , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[13]  Jacob A. Abraham,et al.  DESIGN OF A MICROPROGRAM CONTROL UNIT WITH CONCURRENT ERROR DETECTION. , 1983 .

[14]  Edward J. McCluskey,et al.  Concurrent Error Detection Using Watchdog Processors - A Survey , 1988, IEEE Trans. Computers.