A 110-MHz/1-Mb synchronous TagRAM

A 4-way set associative TagRAM with 1.189-Mb capacity has been developed which can handle a secondary cache system of up to 16 Mbytes. A 9-ns cycle operation and clock to D/sub out/ of 4.7 ns are achieved by use of circuit techniques such as a pipelined decoding scheme, a single PMOS load BiCMOS main decoder, a BiCMOS sense-amplifying comparator, doubly placed self-timed write circuits, and highly linear VCO for a PLL. The device is successfully implemented with 0.7-/spl mu/m double polysilicon double-metal BiCMOS technology. >

[1]  O. Nishii,et al.  Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[2]  Takayasu Sakurai,et al.  0.5- mu m 3.3-V BiCMOS standard cells with 32-kilobyte cache and ten-port register file , 1992 .

[3]  T. Sakurai,et al.  A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line , 1984, IEEE Journal of Solid-State Circuits.

[4]  Yukihiro Fujimoto,et al.  A 0.5W 64kB Snoopy Cache Memory With Flexible Expandability , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. Watanabe.  An 8Kbyte intelligent cache memory , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Kenji Maeguchi,et al.  A 32 kbyte integrated cache memory , 1989 .

[7]  K. Sato,et al.  A circuit design of 32Kbyte integrated cache memory , 1988, Symposium 1988 on VLSI Circuits.