Electrical Conduction and Reliability in Dual-Layered Graphene Heterostructure Interconnects

Dual-layer graphene (DLG) interconnects with hexagonal boron nitride (h-BN) as intercalated insulating layer have been demonstrated. The DLG employs graphene grown by chemical vapor deposition process with h-BN serving as a barrier preventing interlayer scattering, which degrades carrier transport in multilayer graphene. The conductive behavior in dual-layer structures is compared with monolayer graphene and randomly stacked bilayer graphene. Reduced resistance is observed in DLG, which exhibits higher current-carrying capacity and maximum power density. In addition, DLG wire is shown to be robust under constant voltage stressing (10 V) at an elevated temperature (150°C) with the mean time to failure ~75 times higher than that of stacked bilayer graphene wires.

[1]  D. Seo,et al.  Graphene Interconnect Lifetime: A Reliability Analysis , 2012, IEEE Electron Device Letters.

[2]  Bin Yu,et al.  Graphene-Based Interconnects on Hexagonal Boron Nitride Substrate , 2012, IEEE Electron Device Letters.

[3]  Joerg Appenzeller,et al.  Screening and interlayer coupling in multilayer graphene field-effect transistors. , 2009, Nano letters.

[4]  J. Meindl,et al.  Breakdown current density of graphene nanoribbons , 2009, 0906.4156.

[5]  R. Koch,et al.  Surface-induced hybridization between graphene and titanium. , 2014, ACS nano.

[6]  Eric Pop,et al.  Thermally limited current carrying ability of graphene nanoribbons. , 2011, Physical review letters.

[7]  Bin Yu,et al.  Graphene interconnects fully encapsulated in layered insulator hexagonal boron nitride , 2013, Nanotechnology.

[8]  Bin Yu,et al.  Carbon-based interconnect: Performance, scaling and reliability of 3D stacked multilayer graphene system , 2011, 2011 International Electron Devices Meeting.

[9]  Karen Maex,et al.  Influence of surface and grain-boundary scattering on the resistivity of copper in reduced dimensions , 2004 .

[10]  J. Tao,et al.  Electromigration characteristics of copper interconnects , 1993, IEEE Electron Device Letters.

[11]  R. Mönig,et al.  Thermal fatigue as a possible failure mechanism in copper interconnects , 2006 .

[12]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[13]  Bin Yu,et al.  Electromechanical robustness of monolayer graphene with extreme bending , 2010 .

[14]  Jiale Liang,et al.  Scaling Challenges for the Cross-Point Resistive Memory Array to Sub-10nm Node - An Interconnect Perspective , 2012, 2012 4th IEEE International Memory Workshop.