Design and Data Management for Magnetic Racetrack Memory

Benefiting from its ultra-high storage density, high energy efficiency, and non-volatility, racetrack memory demonstrates great potential in replacing conventional SRAM as large on-chip memory. Integrating the tape-like racetrack memory, however, faces unique design challenges from cell structure to architecture design. This paper reviews some cross-layer design methodologies for racetrack memory as on-chip cache hierarchy. Research studies show that with proper architectural design and data management, racetrack memory can achieve significant area reduction, system performance enhancement, and energy saving compared to state-of-the-art memory technologies.

[1]  Yiran Chen,et al.  Process variation aware data management for magnetic skyrmions racetrack memory , 2018, 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[3]  Wenqing Wu,et al.  Cross-layer racetrack memory design for ultra high density and low power consumption , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Yen-Chen Liu,et al.  Knights Landing: Second-Generation Intel Xeon Phi Product , 2016, IEEE Micro.

[5]  Yan Zhou,et al.  Skyrmion-Electronics: An Overview and Outlook , 2016, Proceedings of the IEEE.

[6]  Wenqing Wu,et al.  Multi retention level STT-RAM cache designs with a dynamic refresh scheme , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).

[7]  Jia Wang,et al.  DaDianNao: A Machine-Learning Supercomputer , 2014, 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture.

[8]  Kaushik Roy,et al.  TapeCache: a high density, energy efficient cache based on domain wall memory , 2012, ISLPED '12.

[9]  Yu Hu,et al.  Power-Utility-Driven Write Management for MLC PCM , 2017, ACM J. Emerg. Technol. Comput. Syst..

[10]  A. Fert,et al.  Skyrmions on the track. , 2013, Nature nanotechnology.

[11]  S. Parkin,et al.  Magnetic Domain-Wall Racetrack Memory , 2008, Science.

[12]  Sungjoo Hong,et al.  Memory technology trend and future challenges , 2010, 2010 International Electron Devices Meeting.

[13]  Yiran Chen,et al.  Exploration of GPGPU register file architecture using domain-wall-shift-write based racetrack memory , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Kaushik Roy,et al.  STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies , 2014, 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA).

[15]  Wenqing Wu,et al.  Array Organization and Data Management Exploration in Racetrack Memory , 2016, IEEE Transactions on Computers.

[16]  Swaroop Ghosh,et al.  Synergistic circuit and system design for energy-efficient and robust domain wall caches , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[17]  Kumiko Nomura,et al.  Variable nonvolatile memory arrays for adaptive computing systems , 2013, 2013 IEEE International Electron Devices Meeting.

[18]  Kaushik Roy,et al.  Cache Design with Domain Wall Memory , 2016, IEEE Transactions on Computers.