Soft errors in 7nm FinFET SRAMs with integrated fan-out packaging

The susceptibility of SRAM circuits to alpha induced soft errors is dominated by sources extrinsic to the circuit such as lead-bearing solder, and bumping materials. Using wafer-level integrated fan-out (InFO) packaging technology, alpha particles emitted from extrinsic packaging materials can be blocked by redistribution layers (RDL) in the packaging, leaving the soft error susceptibility due to intrinsic alpha sources associated with materials used to fabricated the circuit. With technology scaling, voltage dependent SER due to intrinsic alpha particles as well as high-energy neutrons is significantly reduced in 7nm SRAM.

[1]  T. May,et al.  A New Physical Mechanism for Soft Errors in Dynamic Memories , 1978, 16th International Reliability Physics Symposium.

[2]  Hajime Kobayashi,et al.  Alpha particle and neutron-induced soft error rates and scaling trends in SRAM , 2009, 2009 IEEE International Reliability Physics Symposium.

[3]  A. Oates,et al.  Muon-Induced Soft Errors in SRAM Circuits in the Terrestrial Environment , 2015, IEEE Transactions on Device and Materials Reliability.

[4]  Douglas Yu.  A new integration technology platform: Integrated fan-out wafer-level-packaging for mobile applications , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[5]  Chewn-Pu Jou,et al.  High-performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration , 2012, 2012 International Electron Devices Meeting.

[6]  R. Baumann,et al.  Neutron-induced boron fission as a major source of soft errors in deep submicron SRAM devices , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[7]  Yi-Pin Fang,et al.  Thermal Neutron-Induced Soft Errors in Advanced Memory and Logic Devices , 2014, IEEE Transactions on Device and Materials Reliability.

[8]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[9]  Babak Falsafi,et al.  Mitigating multi-bit soft errors in L1 caches using last-store prediction , 2007 .

[10]  A.F. Witulski,et al.  Single Event Upsets in Deep-Submicrometer Technologies Due to Charge Sharing , 2008, IEEE Transactions on Device and Materials Reliability.

[11]  A. Oates,et al.  Characterization of Single Bit and Multiple Cell Soft Error Events in Planar and FinFET SRAMs , 2016, IEEE Transactions on Device and Materials Reliability.

[12]  Yi-Pin Fang,et al.  Neutron-Induced Charge Collection Simulation of Bulk FinFET SRAMs Compared With Conventional Planar SRAMs , 2011, IEEE Transactions on Device and Materials Reliability.

[13]  Douglas Yu,et al.  InFO (Wafer Level Integrated Fan-Out) Technology , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).