A 0.003 mm$^{2}$ 10 b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS With Digital Error Correction and Correlated-Reversed Switching

This paper describes a single-channel, calibration-free Successive-Approximation-Register (SAR) ADC with a resolution of 10 bits at 240 MS/s. A DAC switching technique and an addition-only digital error correction technique based on the non-binary search are proposed to tackle the static and dynamic non-idealities attributed to capacitor mismatch and insufficient DAC settling. The conversion speed is enhanced, and the power and area of the DAC are also reduced by 40% as a result. In addition, a switching scheme lifting the input common mode of the comparator is proposed to further enhance the speed. Moreover, the comparator employs multiple feedback paths for an enhanced regeneration strength to alleviate the metastable problem. Occupying an active area of 0.003 mm 2 and dissipating 0.68 mW from 1 V supply at 240 MS/s in 28 nm CMOS, the proposed design achieves an SNDR of 57 dB with low-frequency inputs and 53 dB at the Nyquist input. This corresponds to a conversion efficiency of 4.8 fJ/c.-s. and 7.8 fJ/c.-s. respectively. The DAC switching technique improves the INL and DNL from +1.15/-1.01 LSB and +0.92/-0.28 LSB to within +0.55/-0.45 LSB and +0.45/-0.23 LSB, respectively. This ADC is at least 80% smaller and 32% more power efficient than reported state-of-the-art ADCs of similar resolutions and Nyquist bandwidths larger than 75 MHz.

[1]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  Soon-Jyh Chang,et al.  A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.

[3]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  W. Parry.  On theβ-expansions of real numbers , 1960 .

[5]  Po-Chiun Huang,et al.  A 1-V, 8b, 40MS/s, 113µW charge-recycling SAR ADC with a 14µW asynchronous controller , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[6]  Jieh-Tsorng Wu,et al.  A CMOS 5.37-mW 10-Bit 200-MS/s Dual-Path Pipelined ADC , 2012, IEEE Journal of Solid-State Circuits.

[7]  Franco Maloberti,et al.  8 b 400 MS / s SAR ADC with 2 b / Cycle and Resistive DAC in 65 nm CMOS , 2011 .

[8]  Eric A. M. Klumperink,et al.  A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$W at 1 MS/s , 2010, IEEE Journal of Solid-State Circuits.

[9]  Jan Craninckx,et al.  A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[10]  N. P. van der Meijs,et al.  A 26 $\mu$ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios , 2011, IEEE Journal of Solid-State Circuits.

[11]  Akira Matsuzawa,et al.  A 10b 320 MS/s 40 mW open-loop interpolated pipeline ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[12]  F. Kuttner.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[13]  Karen Maex,et al.  Impact of line-edge roughness on resistance and capacitance of scaled interconnects , 2007 .

[14]  Soon-Jyh Chang,et al.  A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.

[15]  Po-Chiun Huang,et al.  A 1-V 8-bit 100kS/s-to-4MS/s asynchronous SAR ADC with 46fJ/conv.-step , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[16]  Wenbo Liu,et al.  A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Michael P. Flynn,et al.  Statistical Analysis of ENOB and Yield in Binary Weighted ADCs and DACS With Random Element Mismatch , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Sai-Weng Sin,et al.  Inter-Stage Gain Error self-calibration of a 31.5fJ 10b 470MS/S Pipelined-SAR ADC , 2012, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).

[19]  Chih-Cheng Hsieh,et al.  A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[20]  Franco Maloberti,et al.  A 35 fJ 10b 160 MS/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancellation , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[21]  George Jie Yuan,et al.  Digitally Calibrated 768-kS/s 10-b Minimum-Size SAR ADC Array With Dithering , 2012, IEEE Journal of Solid-State Circuits.

[22]  Boris Murmann,et al.  On the use of redundancy in successive approximation A/D converters , 2013 .

[23]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[24]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[25]  Takao Waho,et al.  Non-binary Successive Approximation Analog-to-Digital Converters: A Survey , 2014, 2014 IEEE 44th International Symposium on Multiple-Valued Logic.

[26]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[28]  Nobukazu Takai,et al.  SAR ADC algorithm with redundancy , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[29]  Rui Paulo Martins,et al.  A 34fJ 10b 500 MS/s partial-interleaving pipelined SAR ADC , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[30]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[31]  Un-Ku Moon,et al.  Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[32]  Rui Paulo Martins,et al.  A 2.3mW 10-bit 170MS/s two-step binary-search assisted time-interleaved SAR ADC , 2012, CICC.

[33]  Hsin-Shu Chen,et al.  11.2 A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[34]  Sang-Hyun Cho,et al.  A 550-$\mu\hbox{W}$ 10-b 40-MS/s SAR ADC With Multistep Addition-Only Digital Error Correction , 2011, IEEE Journal of Solid-State Circuits.

[35]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[36]  Jon Guerber,et al.  Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .

[37]  Jan Craninckx,et al.  A 2.1 mW 11b 410 MS/s dynamic pipelined SAR ADC with background calibration in 28nm digital CMOS , 2013, 2013 Symposium on VLSI Circuits.

[38]  Takashi Morie,et al.  An 11b 300MS/s 0.24pJ/conversion-step Double-Sampling Pipelined ADC with on-chip full digital calibration for all nonidealities including memory effects , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[39]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[40]  Soon-Jyh Chang,et al.  A 0.9-V 11-bit 25-MS/s binary-search SAR ADC in 90-nm CMOS , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[41]  R. Vitek,et al.  A 0.015mm2 63fJ/conversion-step 10-bit 220MS/s SAR ADC with 1.5b/step redundancy and digital metastability correction , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[42]  Wenbo Liu,et al.  A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.