Vertical InAs-Si Gate-All-Around Tunnel FETs Integrated on Si Using Selective Epitaxy in Nanotube Templates

In this paper, we introduce p-channel InAs-Si tunnel field-effect transistors (TFETs) fabricated using selective epitaxy in nanotube templates. We demonstrate the versatility of this approach, which enables III-V nanowire integration on Si substrates of any crystalline orientation. Electrical characterization of diodes and of TFETs fabricated using this method is presented; the TFETs exhibit a good overall performance with on-currents, Ion of 6 μA/μm (|VGS| = |VDS| = 1 V) and a room-temperature subthreshold swing (SS) of ~160 mV/dec over at least three orders of magnitude in current. Temperature-dependent measurements indicate that SS is limited by traps. We demonstrate improved TFET Ion performance by 1-2 orders of magnitude by scaling the equivalent oxide thickness from 2.7 to 1.5 nm. Furthermore, a novel benchmarking scheme is proposed to allow the comparison of different TFET data found in literature despite the different measurement conditions used.

[1]  J. Fastenau,et al.  Barrier-Engineered Arsenide–Antimonide Heterojunction Tunnel FETs With Enhanced Drive Current , 2012, IEEE Electron Device Letters.

[2]  S. Trellenkamp,et al.  Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed I-V and NW scaling , 2013, 2013 IEEE International Electron Devices Meeting.

[3]  P. Fay,et al.  InGaAs/InP Tunnel FETs With a Subthreshold Swing of 93 mV/dec and $I_{\rm ON}/I_{\rm OFF}$ Ratio Near $\hbox{10}^{6}$ , 2012, IEEE Electron Device Letters.

[4]  Heike Riel,et al.  Selective area growth of III–V nanowires and their heterostructures on silicon in a nanotube template: towards monolithic integration of nano-devices , 2013, Nanotechnology.

[5]  F. Zhou,et al.  InGaAs Tunneling Field-Effect-Transistors With Atomic-Layer-Deposited Gate Oxides , 2011, IEEE Transactions on Electron Devices.

[6]  H. Schmid,et al.  Fabrication of vertical InAs-Si heterojunction tunnel field effect transistors , 2011, 69th Device Research Conference.

[7]  A. Seabaugh,et al.  Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μA/μm at VDS = 0.5 V , 2012, 2012 International Electron Devices Meeting.

[8]  A. Hikavyy,et al.  A new complementary hetero-junction vertical Tunnel-FET integration scheme , 2013, 2013 IEEE International Electron Devices Meeting.

[9]  H. Riel,et al.  InAs–Si Nanowire Heterojunction Tunnel FETs , 2012, IEEE Electron Device Letters.

[10]  Lars Samuelson,et al.  Tunnel field-effect transistors based on InP-GaAs heterostructure nanowires. , 2012, ACS nano.

[11]  C. Hu,et al.  Si tunnel transistors with a novel silicided source and 46mV/dec swing , 2010, 2010 Symposium on VLSI Technology.

[12]  E. Lind,et al.  High-Current GaSb/InAs(Sb) Nanowire Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[13]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[14]  Heike Riel,et al.  Vertical III-V nanowire device integration on Si(100). , 2014, Nano letters.

[15]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[16]  Takashi Fukui,et al.  Sub 60 mV/decade switch using an InAs nanowire-Si heterojunction and turn-on voltage shift with a pulsed doping technique. , 2013, Nano letters.

[17]  C. Rettner,et al.  In situ doping of catalyst-free InAs nanowires , 2012, Nanotechnology.

[18]  Takashi Fukui,et al.  Tunnel field-effect transistor using InAs nanowire/Si heterojunction , 2011 .

[19]  C. Hu,et al.  Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.

[20]  Heike Riel,et al.  Trap-assisted tunneling in Si-InAs nanowire heterojunction tunnel diodes. , 2011, Nano letters.

[21]  A. Seabaugh,et al.  AlGaSb/InAs Tunnel Field-Effect Transistor With On-Current of 78 $\mu\hbox{A}/\mu\hbox{m}$ at 0.5 V , 2012, IEEE Electron Device Letters.

[22]  H. Schmid,et al.  InAs-Si heterojunction nanowire tunnel diodes and tunnel FETs , 2012, 2012 International Electron Devices Meeting.

[23]  A. Vandooren,et al.  Optimization of tunnel FETs: Impact of gate oxide thickness, implantation and annealing conditions , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[24]  S. Trellenkamp,et al.  Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[25]  Suman Datta,et al.  Temperature-Dependent $I$– $V$ Characteristics of a Vertical $\hbox{In}_{0.53}\hbox{Ga}_{0.47}\hbox{As}$, 2010, IEEE Electron Device Letters.

[26]  T. Fukui,et al.  Steep-slope tunnel field-effect transistors using III–V nanowire/Si heterojunction , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[27]  M. Takenaka,et al.  High Ion/Ioff and low subthreshold slope planar-type InGaAs tunnel FETs with Zn-diffused source junctions , 2013, 2013 IEEE International Electron Devices Meeting.

[28]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[29]  Kaustav Banerjee,et al.  Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature , 2011 .

[30]  H. Riel,et al.  Interface State Density of Single Vertical Nanowire MOS Capacitors , 2013, IEEE Transactions on Nanotechnology.