Impact of gradient error on switching sequence in high-accuracy thermometer-decoded current-steering DACs

In this paper, we describe the impact of square and non-square implementations of Current Source Arrays (CSAs) on the integral non-linearity (INL) of the thermometer-decoded current steering Digital to Analog Converters (DACs). The characteristics of several well-known switching sequences have been modeled and simulated using MATLAB in presence of different gradient error profiles. The simulation results show a significant correlation between the efficiency and performance of the employed switching strategy and the physical dimensions of the CSA. Based on the analysis of the obtained results, a strategy is introduced which includes a recursive approach towards the achievement of an optimum switching sequence for distributed current source-based DAC topologies.

[1]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[2]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[3]  Degang Chen,et al.  New sequence switching and layout technique for high-speed high-accuracy current-steering DACs , 2009, Proceedings of the IEEE 2009 National Aerospace & Electronics Conference (NAECON).

[4]  G. Gielen,et al.  A 14-bit 200-MHz Current-Steering DAC With Switching-Sequence Post-Adjustment Calibration , 2007, IEEE Journal of Solid-State Circuits.

[5]  Michiel Steyaert,et al.  Systematic Design of Analog IP Blocks , 2003 .

[6]  Yu-Hong Lin,et al.  Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  K. Bult,et al.  A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2 , 1998, IEEE J. Solid State Circuits.

[8]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[9]  Michiel Steyaert,et al.  A 10–Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Ko-Chi Kuo,et al.  A Switching Sequence for Linear Gradient Error Compensation in the DAC Design , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.