Impact of free surface passivation on silicon on insulator buried interface properties by pseudotransistor characterization
暂无分享,去创建一个
Frederic Allibert | Sorin Cristoloveanu | Harold J. Hovel | S. Cristoloveanu | H. Hovel | F. Allibert | G. Hamaide | G. Hamaide
[1] Hyung-Kyu Lim,et al. Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's , 1983, IEEE Transactions on Electron Devices.
[2] F. Balestra,et al. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.
[3] Gerard Ghibaudo,et al. New method for the extraction of MOSFET parameters , 1988 .
[4] S. Veeraraghavan,et al. Short-channel effects in SOI MOSFETs , 1989 .
[5] Insulation Division,et al. Proceedings of the Fifth International Symposium on Silicon-on-Insulator Technology and Devices , 1992 .
[6] N. D. Arora,et al. MOSFET Models for VLSI Circuit Simulation: Theory and Practice , 1993 .
[7] Sorin Cristoloveanu,et al. A review of the pseudo-MOS transistor in SOI wafers: operation, parameter extraction, and applications , 2000 .
[8] S. Takagi,et al. Influences of buried-oxide interface on inversion-layer mobility in ultra-thin SOI MOSFETs , 2002 .
[9] H. Hovel. Si film electrical characterization in SOI substrates by the HgFET technique , 2003 .
[10] V. Trivedi,et al. Scaling fully depleted SOI CMOS , 2003 .
[11] S. Cristoloveanu,et al. Innovating SOI films: impact of thickness and temperature , 2004 .
[12] Sorin Cristoloveanu,et al. Ultra-thin fully-depleted SOI MOSFETs: Special charge properties and coupling effects , 2007 .