论文信息 - A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs

A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs

This paper introduces a novel methodology for enabling rapid exploration of memory hierarchies onto FPGA devices. The methodology is software supported by a new open-source tool framework, named NAROUTO. Among others, the proposed framework enables critical tasks during architecture's design, such as memory hierarchy and floor-planning. Furthermore, NAROUTO framework is the only available solution for power/energy evaluation of different memory organizations. Experimental results shown that NAROUTO framework leads to significant area, power (about 82%) and performance (about 46%) improvements, as compared to existing solutions.

Harry Sidiropoulos | Dimitrios Soudris | Kostas Siozios

[1] R. Brayton,et al. Benchmarking Method and Designs Targeting Logic Synthesis for FPGAs , 2007 .

[2] Kenneth B. Kent,et al. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[3] Steven J. E. Wilton,et al. Activity Estimation for Field-Programmable Gate Arrays , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[4] Jason Luu,et al. VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.

[5] Berkeley Logic Interchange Format (BLIF) , 1992 .

[6] Elaheh Bozorgzadeh,et al. CAD Tool for FPGAs with Embedded Hard Cores for Design Space Exploration of Future Architectures , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[7] Steven J. E. Wilton,et al. A detailed power model for field-programmable gate arrays , 2005, TODE.

[8] Wayne Luk,et al. An energy and power consumption analysis of FPGA routing architectures , 2009, 2009 International Conference on Field-Programmable Technology.

[9] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.