Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits
暂无分享,去创建一个
Alexandre Yakovlev | Benoît Caillaud | Dumitru Potop-Butucaru | Sohini Dasgupta | B. Caillaud | D. Potop-Butucaru | A. Yakovlev | S. Dasgupta
[1] Montek Singh,et al. Generalized Latency-Insensitive Systems for GALS Architectures , 2003 .
[2] Benoît Caillaud,et al. Correct-by-construction asynchronous implementation of modular synchronous specifications , 2005, Fifth International Conference on Application of Concurrency to System Design (ACSD'05).
[3] D. Dill,et al. Automatic Synthesis of Extended Burst-Mode Circuits : Part II ( Automatic Synthesis ) , 1996 .
[4] Nicolas Halbwachs,et al. Synchronous Programming of Reactive Systems , 1992, CAV.
[5] Alexandre Yakovlev,et al. Modeling and verification of globally asynchronous and locally synchronous ring architectures , 2005, Design, Automation and Test in Europe.
[6] Alberto L. Sangiovanni-Vincentelli,et al. Theory of latency-insensitive design , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Eby G. Friedman,et al. System Timing , 2000, The VLSI Handbook.
[8] Kenneth Y. Yun,et al. Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations) , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Luciano Lavagno,et al. Deriving Petri Nets for Finite Transition Systems , 1998, IEEE Trans. Computers.
[10] Benoît Caillaud,et al. Concurrency in synchronous systems , 2004, Proceedings. Fourth International Conference on Application of Concurrency to System Design, 2004. ACSD 2004..
[11] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[12] Luciano Lavagno,et al. Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .
[13] Daniel Marcos Chapiro,et al. Globally-asynchronous locally-synchronous systems , 1985 .
[14] Paul Pettersson,et al. Tools and Algorithms for the Construction and Analysis of Systems: 28th International Conference, TACAS 2022, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2022, Munich, Germany, April 2–7, 2022, Proceedings, Part II , 1998, TACAS.
[15] Victor Khomenko,et al. Model checking based on prefixes of petri net unfoldings , 2003 .
[16] Luciano Lavagno,et al. Handshake protocols for de-synchronization , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..
[17] Kenneth Y. Yun,et al. Pausible clocking: a first step toward heterogeneous systems , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.
[18] Lars Wanhammar,et al. Asynchronous data communication with low power for GALS systems , 2002, 9th International Conference on Electronics, Circuits and Systems.
[19] Grzegorz Rozenberg,et al. Elementary transition systems and refinement , 2005, Acta Informatica.
[20] Tiziana Margaria,et al. Tools and algorithms for the construction and analysis of systems: a special issue for TACAS 2017 , 2001, International Journal on Software Tools for Technology Transfer.
[21] Eckhard Grass,et al. GALSification of IEEE 802.11a Baseband Processor , 2004, PATMOS.
[22] Grzegorz Rozenberg,et al. Elementary Transition Systems , 1990, Theor. Comput. Sci..