Analysis and Improvement of Dual Rail Logic as a Countermeasure Against DPA

Dual rail logic is considered as a relevant hardware countermeasure against Differential Power Analysis (DPA) by making power consumption data independent. In this paper, we deduce from a thorough analysis of the robustness of dual rail logic against DPA the design range in which it can be considered as effectively robust. Surprisingly this secure design range is quite narrow. We therefore propose the use of an improved logic, called Secure Triple Track Logic, as an alternative to more conventional dual rail logics. To validate the claimed benefits of the logic introduced herein, we have implemented a sensitive block of the Data Encryption Standard algorithm (DES) and carried out by simulation DPA attacks.

[1]  Gilles Sicard,et al.  Statistic Implementation of QDI Asynchronous Primitives , 2003, PATMOS.

[2]  Marc Renaudin,et al.  DPA on quasi delay insensitive asynchronous circuits: formalization and improvement , 2005, Design, Automation and Test in Europe.

[3]  M. Robert,et al.  Evaluation of the robustness of dual rail logic against DPA , 2006, 2006 IEEE International Conference on IC Design and Technology.

[4]  Alexandre Yakovlev,et al.  Design and analysis of dual-rail circuits for security applications , 2005, IEEE Transactions on Computers.

[5]  George S. Taylor,et al.  Security Evaluation of Asynchronous Circuits , 2003, CHES.

[6]  Sylvain Guilley,et al.  CMOS structures suitable for secured hardware , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[7]  Daisuke Suzuki,et al.  Random Switching Logic: A Countermeasure against DPA based on Transition Probability , 2004, IACR Cryptol. ePrint Arch..

[8]  Jean-Didier Legat,et al.  A Dynamic Current Mode Logic to Counteract Power Analysis Attacks , 2004 .

[9]  Ingrid Verbauwhede,et al.  A VLSI design flow for secure side-channel attack resistant ICs , 2005, Design, Automation and Test in Europe.

[10]  Mark G. Karpovsky,et al.  Delay insensitive encoding and power analysis: a balancing act [cryptographic hardware protection] , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[11]  Christof Paar,et al.  Cryptographic Hardware and Embedded Systems - CHES 2003 , 2003, Lecture Notes in Computer Science.

[12]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[13]  Philippe Maurine,et al.  Transition time modeling in deep submicron CMOS , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Michael Wiener,et al.  Advances in Cryptology — CRYPTO’ 99 , 1999 .

[15]  Alexander Chatzigeorgiou,et al.  Collapsing the transistor chain to an effective single equivalent transistor , 1998, Proceedings Design, Automation and Test in Europe.

[16]  Teresa H. Y. Meng,et al.  Automatic synthesis of asynchronous circuits from high-level specifications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Ingrid Verbauwhede,et al.  Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology , 2003, CHES.