Slack in static timing analysis

The notion of slack is central in static timing analysis and very large scale integration (VLSI) design in general. Negative slack means that a timing constraint is violated, while a positive slack of x ps is intended to mean that an extra delay of x ps (or a smaller delay by x ps in early mode) could be tolerated. However, this property does not hold with the standard static timing analysis model. The paper defines slack properly, shows how to compute it efficiently, and proves that it has the intended properties. The proposed idea is based on enhanced slew propagation

[1]  Hans Schneider,et al.  Max-Balancing Weighted Directed Graphs and Matrix Scaling , 1991, Math. Oper. Res..

[2]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  睦憲 柳浦,et al.  Combinatorial Optimization : Theory and Algorithms (3rd Edition), B. Korte and J. Vygen 著, 出版社 Springer, 発行 2006年, 全ページ 597頁, 価格 53.45ユーロ, ISBN 3-540-25684-9 , 2006 .

[4]  Chak-Kuen Wong,et al.  On the signal bounding problem in timing analysis , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[5]  Jens Vygen,et al.  Maximum mean weight cycle in a digraph and minimizing cycle time of a logic chip 3 , 2001 .

[6]  Majid Sarrafzadeh,et al.  Predicting potential performance for digital circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Jens Vygen,et al.  The Book Review Column1 , 2020, SIGACT News.

[8]  Ravi Nair,et al.  Generation of performance constraints for layout , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[10]  Vishwani D. Agrawal.  Synchronous Path Analysis in MOS Circuit Simulator , 1982, DAC 1982.

[11]  Robert E. Tarjan,et al.  Faster parametric shortest path and minimum-balance algorithms , 1991, Networks.

[12]  Rajendran Panda,et al.  Slope propagation in static timing analysis , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[13]  Ankur Srivastava,et al.  Budget Management with Applications , 2002, Algorithmica.

[14]  Habib Youssef,et al.  Bounds on net delays for vlsi circuits , 1992 .

[15]  Norman P. Jouppi,et al.  Timing Analysis for nMOS VLSI , 1983, 20th Design Automation Conference Proceedings.

[16]  Baris Taskin,et al.  Timing Optimization Through Clock Skew Scheduling , 2000 .

[17]  Majid Sarrafzadeh,et al.  Optimal integer delay budgeting on directed acyclic graphs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[18]  Malgorzata Marek-Sadowska,et al.  Delay budgeting in sequential circuit with application on FPGA placement , 2003, DAC '03.