A new test data compression/decompression scheme to reduce SOC test time

A new test data compression/decompression scheme based on Huffman coding is proposed in this paper for reducing the amount of test data transferring between ATE and CUT so as to shorten the test time of IP core-based SOC designs. The compression algorithm accomplishes in two steps - first, don't cared bits in the original test data are specified by a dedicated algorithm; then a Huffman-coding-like procedure would be applied to the fully-assigned test data. Instead of splitting test data into fix-length blocks, as it is in traditional Huffman coding, in our approach, the test data are partitioned into blocks of two lengths, namely shortWord and longWord. Both theoretical analysis and experimental results show that our scheme results in high compression ratio as well as small decompression overhead.

[1]  Nur A. Touba,et al.  Relating entropy theory to test data compression , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[2]  Kohei Miyase,et al.  On identifying don't care inputs of test patterns for combinational circuits , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[3]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[4]  Yervant Zorian,et al.  Test of future system-on-chips , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[5]  Krishnendu Chakrabarty,et al.  Test Resource Partitioning for SOCs , 2001, IEEE Des. Test Comput..