A Two-Step A/D Conversion and Column Self-Calibration Technique for Low Noise CMOS Image Sensors

In this paper, a 120 frames per second (fps) low noise CMOS Image Sensor (CIS) based on a Two-Step Single Slope ADC (TS SS ADC) and column self-calibration technique is proposed. The TS SS ADC is suitable for high speed video systems because its conversion speed is much faster (by more than 10 times) than that of the Single Slope ADC (SS ADC). However, there exist some mismatching errors between the coarse block and the fine block due to the 2-step operation of the TS SS ADC. In general, this makes it difficult to implement the TS SS ADC beyond a 10-bit resolution. In order to improve such errors, a new 4-input comparator is discussed and a high resolution TS SS ADC is proposed. Further, a feedback circuit that enables column self-calibration to reduce the Fixed Pattern Noise (FPN) is also described. The proposed chip has been fabricated with 0.13 μm Samsung CIS technology and the chip satisfies the VGA resolution. The pixel is based on the 4-TR Active Pixel Sensor (APS). The high frame rate of 120 fps is achieved at the VGA resolution. The measured FPN is 0.38 LSB, and measured dynamic range is about 64.6 dB.

[1]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Jae-Hong Kim,et al.  A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3]  Gunhee Han,et al.  A 10b Column-wise Two-step Single-slope ADC for High-speed CMOS Image Sensor , 2007 .

[4]  G. Han,et al.  High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers , 2007 .

[5]  M. Teymouri,et al.  A high speed A/D converter for using in low power CMOS image sensors , 2012, Proceedings of the 19th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2012.

[6]  T. Arakawa,et al.  A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  Takayoshi Yamada,et al.  A 140dB-Dynamic-Range MOS Image Sensor with In-Pixel Multiple-Exposure Synthesis , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  Gunhee Han,et al.  CMOS image sensor with analog gamma correction using nonlinear single-slope ADC , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Dongsoo Kim,et al.  A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009, IEEE Transactions on Electron Devices.

[10]  H. Ohtake,et al.  A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.

[11]  Amine Bermak,et al.  Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme , 2013, IEEE Transactions on Electron Devices.

[12]  Seog-Heon Ham,et al.  A new Correlated Double Sampling and Single slope ADC circuit for CMOS Image Sensors , 2004 .

[13]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[14]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[15]  Tatsuya Ichikawa,et al.  A 17.7Mpixel 120fps CMOS image sensor with 34.8Gb/s readout , 2011, 2011 IEEE International Solid-State Circuits Conference.

[16]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..