Mixed signal test-techniques, applications and demands

The increasing importance of next generation test technology to provide high quality, low cost fault detection methodologies is becoming a big issue in the microelectronics industry. For digital ASICs, techniques such as I-ddq and built-in-self test are being introduced to supplement or in some cases replace stuck-at-testing that has been shown to be inadequate for the circuit complexities and quality levels demanded. For analogue and mixed signal ICs, a similar trend is evident. Increasing circuit complexity, higher performance and the demand for high quality levels is causing the industry to question currently used functional and specification based test programs. In addition, the escalating costs of production test equipment capable of measuring high performance device parameters is in many cases becoming a limiting factor. The authors review the current state-of-the-art in mixed signal and analogue test technology with particular reference to the consumer electronics industry. Trends in key issues such as design-for-test, fault simulation, defect detection, CAD and tester support are discussed and the possible future role of these techniques is proposed for the next generation of single chip analogue and mixed signal test systems.

[1]  Mark Zwolinski,et al.  Analogue fault modelling and simulation for supply current monitoring , 1996, Proceedings ED&TC European Design and Test Conference.

[2]  Thomas Olbrich,et al.  Design and Self-Test for Switched-Current Building Blocks , 1996, IEEE Des. Test Comput..

[3]  E. Bruls,et al.  Analogue fault simulation in standard VHDL , 1996 .

[4]  Keith Baker,et al.  Analogue fault simulation based on layout dependent fault models , 1994, Proceedings., International Test Conference.

[5]  Vladimir Kolarik,et al.  Designing self-exercising analogue checkers , 1994, Proceedings of IEEE VLSI Test Symposium.

[6]  S. K. Sunter.  Cost/benefit analysis of the P1149.4 mixed-signal test bus , 1996 .

[7]  G. Russell,et al.  Systematic approaches to testing embedded analogue circuit functions , 1994 .

[8]  Andrzej J. Strojwas,et al.  VLSI Yield Prediction and Estimation: A Unified Framework , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Taco Zwemstra,et al.  Exploit analog IFA to improve specification based tests [of SC circuits] , 1996, Proceedings ED&TC European Design and Test Conference.

[10]  Narumi Sakashita,et al.  A built-in self-test for ADC and DAC in a single-chip speech CODEC , 1993, Proceedings of IEEE International Test Conference - (ITC).