A fully integrated SiGe receiver IC for 10-Gb/s data rate

A silicon germanium (SiGe) receiver IC is presented here which integrates most of the 10-Gb/s SONET receiver functions. The receiver combines an automatic gain control and clock and data recovery circuit (CDR) with a binary-type phase-locked loop, 1:8 demultiplexer, and a 2/sup 7/-1 pseudorandom bit sequence generator for self-testing. This work demonstrates a higher level of integration compared to other silicon designs as well as a CDR with SONET-compliant jitter characteristics. The receiver has a die size of 4.5/spl times/4.5 mm2 and consumes 4.5 W from -5 V.

[1]  R. Steele,et al.  Delta Modulation Systems , 1975 .

[2]  Richard C. Walker,et al.  A two-chip 1.5-GBd serial link interface , 1992 .

[3]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[4]  M. Soda,et al.  A Si bipolar chip set for 10 Gb/s optical receiver , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  J. Hauenschild,et al.  A plastic packaged 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer with external VCO , 1996 .

[6]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[7]  Kuo-Chiang Hsieh,et al.  A 10 Gb/s Si-bipolar TX/RX chipset for computer data transmission , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  P. Schvan,et al.  A fully integrated SiGe receiver IC for 10 Gb/s data rate , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[9]  Behzad Razavi.  Clock Recovery from Random Binary Signals , 1996 .

[10]  J. Hauenschild,et al.  A two-chip receiver for short haul links up to 3.5 Gb/s with PIN-preamp module and CDR-DMUX , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[11]  T. Hashimoto,et al.  A SiGe single-chip 3.3 V receiver IC for 10 Gb/s optical communication systems , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).