CMOS Integrated Switching Power Converters

In this chapter, the design space exploration is exposed and explained as the main tool to get an optimized design of a fully integrated switching power converter. The converter output voltage ripple is used to constraint the design space, while the merit figure to be optimized is defined as the power efficiency versus the occupied silicon area ratio. Additionally, an overall structure of the design space exploration including particular optimizations for each component design is proposed. Then, simplified models for the converter integrated components (i.e. inductor, capacitor, power drivers and power transistors) are presented, as well as an analytical output ripple model that takes into account the output capacitor Equivalent-Series-Resistance (ESR). Finally, the design space exploration optimization procedure is exemplified by means of the design of a classical Buck converter, where the simplified components models are used. 2.1 Main Concepts and Design Procedure In the first steps of a switching power converter design (once the required topology has been determined), there are many questions and decisions to answer regarding input and output voltage ranges, output current, switching frequency, the reactive components values (mainly inductors and capacitors), transformer input–output voltage ratio (if any is required by the design), even some dynamic performance parameters such as bandwidth. If different technological options are considered to implement the power switches and their corresponding drivers, the design options can become overwhelming. In order to develop an appropriate design procedure, it is interesting to classify the design variables or parameters into different categories to identify their impact upon the design characteristics or performance. In the following, groups proposed herein are presented. Application parameters. Those parameters that are completely defined by the application needs, like input and output voltage ranges, output current capability and output voltage ripple. Usually, application parameters appear as hard constraints in the design space. Additionally, other less conventional G. Villar Piqué, E. Alarcón, CMOS Integrated Switching Power Converters, DOI 10.1007/978-1-4419-8843-0_2, C © Springer Science+Business Media, LLC 2011 9 10 2 The Design Space Exploration: Simplified Case parameters or constrains can be defined: radiated interferences spectrum, maximum input current, etc. . . Static design variables. Conventional design variables, such as inductance and capacitance value, or the voltage conversion ratio of a transformer. We call them ‘static’ because although they offer degrees of freedom in the design stage, they become fixed once the design is implemented. Dynamic design variables. The main dynamic design variable that appears in the design of a conventional switching power converter is the switching frequency, since although it can be determined during the design stage, it offers an additional degree of freedom once the converter is implemented, that allows to better fit to application parameter changes. Performance factor. This category includes those factors that indicate the power converter quality, once application parameters are satisfied or accomplished. Most common performance factors are energy efficiency in power conversion, the bandwidth of the output response versus the control signal, the volume and area occupation, its weight. They can appear as soft constraints, since they might not invalidate the design despite it could be interesting to maximize or minimize them. In fact, depending on the application, they could be totally or partially defined as application parameters (i.e. in case where a minimum power efficiency is required, or a maximum weight is allowed). Technological information. This refers to information related to the physical implementation of the converter components, specially in case of the power switches and their corresponding drivers. Although first order approach designs do not require detailed information about the technology used to implement any component, information about non idealities and parasitics is needed to take into account some performance factors (e.g. energy efficiency). In Table 2.1, the previous classification is summarized. In this case, only those variables that are particularly relevant for the case of integrated switching converters are shown. Obviously, the categories and what they include could change if non conventional designs are considered, i.e. multiple conversion ratio transformers, variable capacitors, etc. . . From the previous classification a design procedure is derived, which is described in the following. 1. First of all, taking into account the application parameters, some converter topologies are selected to fit specifications, and the corresponding required ideal analytical expressions for voltages and currents are obtained. In this design step, system-level simulations can be used to confirm that the selected topologies (it could be interesting to consider more than one topology, in order to select the optimum one afterwards, from the performance factors evaluation) suit the application parameters. 2.1 Main Concepts and Design Procedure 11 Table 2.1 Design variables and parameters classification used in the thesis Category Parameters/Variables Application parameters Input voltage range Output voltage range Output current range Output voltage ripple Static design variables Inductance value Capacitance value Dynamic design variables Switching frequency Performance factors Energy efficiency Occupied area Technological information Equivalent parasitic resistances for each component Parasitic capacitors for each component Capacitive density (capacitance per area) Inductive density (inductance per area) 2. Then, the design variables (static and dynamic) impact on the design are determined by means of ideal expressions or model, and some performance factors can be evaluated (i.e. maximum inductor current). At this point, converter topologies options should be shrunk down to a few ones that suit the application; and some design variables range of values should be partially delimited, by checking some application parameters fulfillment (e.g. maximum output voltage ripple). Power switches are considered ideal and no parasitic components or non idealities are considered. 3. The following design step implies a further increase in the model complexity. It is necessary to decide the technological implementation of the different components of the switching power converter. In case of integrated monolithic converters, this requires to select the microelectronic process used to manufacture the design. The foundry provides information about what is feasible or unfeasible to implant in the selected process, and detailed models for components that lead to parasitic characterization. The addition of all this information generates a notable increase in the converter model complexity, and circuit-level simulations become fundamental (although complex system-level simulation are still interesting). The result of this design stage is the evaluation of performance factors such as energy efficiency and volume (or area) occupation, which should lead to an optimized design. It should be noted that steps 2 and 3 of such design procedure should be carried out for any different selected topology, to choose the one that provides the best performance factors. Furthermore, it is possible that, in spite of the accomplishment of the application parameters, the evaluation of the performance factors results in so poor quality or performance that another topology or design must be considered from the initial point (Fig. 2.1 summarizes the whole process explained above). Therefore, once the design variables have been identified and their corresponding range of values have been constrained by the application parameters criteria, any combination of design variables values should be explored to evaluate the selected 12 2 The Design Space Exploration: Simplified Case Application parameters and general information Ideal expressions for relevant currents and voltages: iL = ... ; vC = ... Design variables identification : {L, C, f, ...} Application parameter checking Design variables range of values reduction Technological information 0 5 10 15 20 25 30 35 40 0 5 10 15 20 25 30 35 40 –8 –6 –4 –2 0 2 4 6 8 10 Optimized design S ep 1

[1]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[2]  S. Reynolds A DC-DC converter for short-channel CMOS technologies , 1997 .

[3]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[4]  J. Brown,et al.  Modeling the switching performance of a MOSFET in the high side of a non-isolated buck converter , 2006, IEEE Transactions on Power Electronics.

[5]  Charles R. Sullivan,et al.  Synchronous rectification with adaptive timing control , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[6]  R. K. Williams,et al.  Optimization of complementary power DMOSFETs for low-voltage high-frequency DC-DC conversion , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[7]  P.L. Chapman,et al.  Optimization of CMOS Transistors for Low Power DC-DC Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[8]  E. Waffenschmidt,et al.  Integrated Ultra Thin Flexible Inductors for Low Power Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[9]  M. Nemes,et al.  Driving large capacitance in MOS LIS systems , 1984 .

[10]  Diego Cabello,et al.  Practical considerations on doughnut transistors design , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[11]  Hai-Young Lee,et al.  Wideband characterization of a typical bonding wire for microwave and millimeter-wave integrated circuits , 1995 .

[12]  Dragan Maksimovic,et al.  A power stage optimization method for monolithic DC-DC converters , 2006 .

[13]  M. Kazimierczuk Collector amplitude modulation of the class E tuned power amplifier , 1984 .

[14]  E. Brandon,et al.  Fabrication and characterization of microinductors for distributed power converters , 2003 .

[15]  P. Larsson,et al.  Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance , 1997, IEEE J. Solid State Circuits.

[16]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[17]  Mark G. Allen,et al.  A comparison of two micromachined inductors (bar- and meander-type) for fully integrated boost DC/DC , 1996 .

[18]  S. Wong,et al.  Physical modeling of spiral inductors on silicon , 2000 .

[19]  Roberto Sorrentino,et al.  Modeling and characterization of the bonding-wire interconnection , 2001 .

[20]  Randall L. Geiger,et al.  Minimization of area in low-resistance MOS switches , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[21]  Pallab Midya,et al.  Tracking power converter for supply modulation of RF power amplifiers , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[22]  Dragan Maksimovic,et al.  Switching regulator with dynamically adjustable supply voltage for low power VLSI , 2001, IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243).

[23]  H. Samavati,et al.  Fractal capacitors , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[24]  P. T. Krein,et al.  Continuous-time optimization of gate timing for synchronous rectification , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[25]  P.L. Chapman,et al.  Design of Low Power Monolithic DC-DC Buck Converter with Integrated Inductor , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[26]  Teresa H. Meng,et al.  A high-efficiency variable-voltage CMOS dynamic dc-dc switching regulator , 1997 .

[27]  Richard C. Jaeger,et al.  Comments on "An optimized output stage for MOS integrated circuits" [with reply] , 1975 .

[28]  A. Tuszynski,et al.  CMOS tapered buffer , 1990 .

[29]  Chi-Taou Tsai,et al.  Package inductance characterization at high frequencies , 1994 .

[30]  Chong H. Ahn,et al.  2D and 3D simulation of toroidal type thin film inductors , 1998 .

[31]  L.W. Schaper,et al.  Advanced decoupling in high performance IC packaging , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[32]  Chi K. Tse,et al.  On lossless switched-capacitor power converters , 1995 .

[33]  A. Matsuzawa,et al.  An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[34]  S. Kiaei,et al.  Monolithic distributed power supply for a mixed-signal integrated circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[35]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[36]  D. Maksimović,et al.  Switched-capacitor DC/DC converter with resonant gate drive , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[37]  Nanju Na,et al.  The effects of on-chip and package decoupling capacitors and an efficient ASIC decoupling methodology , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[38]  Hyoung-june Kim,et al.  Fabrication of high frequency DC-DC converter using Ti/FeTaN film inductor , 2001 .

[39]  R. Miftakhutdinov,et al.  Analysis and optimization of synchronous buck converter at high slew-rate load current transients , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[40]  Charles R. Sullivan,et al.  Design of microfabricated inductors , 1996, PESC Record. 27th Annual IEEE Power Electronics Specialists Conference.

[41]  V. Ivanov,et al.  A low ripple on-chip charge pump for bootstrapping of the noise-sensitive nodes , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[42]  A. Ioinovici,et al.  Switched-capacitor power electronics circuits , 2001 .

[43]  M.J. Deen,et al.  An effective gate resistance model for CMOS RF and noise modeling , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[44]  Mohamed A. Mostafa,et al.  On-chip RF filters using bond wire inductors , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[45]  T. Lopez,et al.  Method for the Analysis of Power MOSFET Losses in a Synchronous Buck Converter , 2006, 2006 12th International Power Electronics and Motion Control Conference.

[46]  Marian K. Kazimierczuk,et al.  Self-capacitance of inductors , 1997 .

[47]  K. Lee,et al.  Design of CMOS tapered buffer for minimum power-delay product , 1994, IEEE J. Solid State Circuits.

[48]  Joungho Kim,et al.  Separated role of on-chip and on-PCB decoupling capacitors for reduction of radiated emission on printed circuit board , 2001, 2001 IEEE EMC International Symposium. Symposium Record. International Symposium on Electromagnetic Compatibility (Cat. No.01CH37161).

[49]  A.P. Chandrakasan,et al.  A 175 mV multiply-accumulate unit using an adaptive supply voltage and body bias (ASB) architecture , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[50]  Gyu-Hyeong Cho,et al.  An integrated CMOS DC-DC converter for battery-operated systems , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[51]  C. Ahn,et al.  Micromachined spiral inductors using UV-LIGA techniques , 2001 .

[52]  Eby G. Friedman,et al.  High input voltage step-down DC-DC converters for integration in a low voltage CMOS process , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[53]  R.W. Brodersen,et al.  A dynamic voltage scaled microprocessor system , 2000, IEEE Journal of Solid-State Circuits.

[54]  Dragan Maksimovic,et al.  Sensorless optimization of dead times in dc–dc converters with synchronous rectifiers , 2006, IEEE Transactions on Power Electronics.

[55]  Lenian He,et al.  A Low-dropout Regulator with Unconditional Stability and Low Quiescent Current , 2006, 2006 International Conference on Communications, Circuits and Systems.

[56]  Masaharu Edo,et al.  The optimum chip size of a thin film reactor for a high-efficiency operation of a micro DC-DC converter , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[57]  Chung-Yu Wu,et al.  Area-efficient layout design for CMOS output transistors , 1997 .

[58]  S. Narendra,et al.  A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[59]  Yannis Papananos,et al.  Systematic analysis and modeling of integrated inductors and transformers in RF IC design , 2000 .

[60]  Pietro Andreani,et al.  A toroidal inductor integrated in a standard CMOS process , 2007 .

[61]  Seth R. Sanders,et al.  An integrated controller for a high frequency buck converter , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[62]  S. Mapus Predictive gate drive boosts synchronous dcidc power converter efficiency , 2003 .

[63]  M. S. Makowski,et al.  Performance limits of switched-capacitor DC-DC converters , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[64]  Michiel Steyaert,et al.  A 700-MHz 1-W fully differential CMOS class-E power amplifier , 2002 .

[65]  G. Salmer,et al.  Ultrahigh frequency DC-to-DC converters using GaAs power switches , 2001 .

[66]  Thomas Duerbaum,et al.  Switching loss contributions of synchronous rectifiers in VRM applications , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[67]  N. Klemmer Inductance calculations for MCM system design and simulation , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[68]  Anantha Chandrakasan,et al.  Energy efficient software through dynamic voltage scheduling , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[69]  Eby G. Friedman,et al.  A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[70]  Philip T. Krein,et al.  Autonomous control technique for high-performance switches , 1991, [Proceedings] APEC '91: Sixth Annual Applied Power Electronics Conference and Exhibition.

[71]  Yuqin Sun,et al.  Microfabricated V-Groove Power Inductors for High-Current Low-Voltage Fast-Transient DC-DC Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[72]  D. Maksimović,et al.  DC-DC converter with fast transient response and high efficiency for low-voltage microprocessor loads , 1998, APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition.

[73]  L.W. Linholm,et al.  An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.

[74]  Dragan Maksimovic,et al.  Switched-capacitor DC-DC converters for low-power on-chip applications , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[75]  Anantha Chandrakasan,et al.  Quantifying and enhancing power awareness of VLSI systems , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[76]  Stephen P. Boyd,et al.  Optimization of inductor circuits via geometric programming , 1999, DAC '99.

[77]  M. Brkovic,et al.  High frequency synchronous buck converter for low voltage applications , 1998, PESC 98 Record. 29th Annual IEEE Power Electronics Specialists Conference (Cat. No.98CH36196).

[78]  Vivek De,et al.  Low-voltage-swing monolithic dc-dc conversion , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[79]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[80]  Anh Dinh,et al.  A 0.18 /spl mu/m CMOS channel select filter using Q-enhancement technique , 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513).

[81]  Tadahiro Kuroda,et al.  Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[82]  Robert W. Erickson,et al.  DC-DC converter design for battery-operated systems , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[83]  S. Sugahara,et al.  Micro DC/DC converter that integrates planar inductor on power IC , 2000 .

[84]  Anurag Mittal,et al.  Nano-CMOS Circuit and Physical Design , 2004 .

[85]  F.C. Lee,et al.  A novel model for MOSFET switching loss calculation , 2004, The 4th International Power Electronics and Motion Control Conference, 2004. IPEMC 2004..

[86]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[87]  Jose E. Schutt-Aine,et al.  Development of three-dimensional inductors using plastic deformation magnetic assembly (PDMA) , 2003 .

[88]  W. Marsden I and J , 2012 .

[89]  Xiaoning Qi,et al.  A fast 3D modeling approach to electrical parameters extraction of bonding wires for RF circuits , 2000 .

[90]  T.A. Meynard,et al.  Multi-level conversion: high voltage choppers and voltage-source inverters , 1992, PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference.

[91]  A.V. Peterchev,et al.  Digital loss-minimizing multimode synchronous buck converter control , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[92]  F.C. Lee,et al.  Analytical loss model of power MOSFET , 2006, IEEE Transactions on Power Electronics.

[93]  R. Ulrich,et al.  The "Stealth" decoupling capacitor , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[94]  A. Niknejad,et al.  Analysis , Design , and Optimization of Spiral Inductors and Transformers for Si RF IC ’ s , 1998 .

[95]  Dragan Maksimovic,et al.  Control method for low-voltage DC power supply in battery-powered systems with power management , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[96]  P.K.T. Mok,et al.  A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique , 2004, IEEE Journal of Solid-State Circuits.

[97]  Vivek De,et al.  Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[98]  Robert W. Erickson,et al.  Fundamentals of Power Electronics , 2001 .

[99]  D. S. Wills,et al.  On-chip decoupling capacitor optimization using architectural level prediction , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[100]  Mark G. Allen,et al.  Micromachined planar inductors on silicon wafers for MEMS applications , 1998, IEEE Trans. Ind. Electron..