1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS

1-V power supply high-speed low-power digital circuit technology with 0.5-/spl mu/m multithreshold-voltage CMOS (MTCMOS) is proposed. This technology features both low-threshold voltage and high-threshold voltage MOSFET's in a single LSI. The low-threshold voltage MOSFET's enhance speed performance at a low supply voltage of 1 V or less, while the high-threshold voltage MOSFET's suppress the stand-by leakage current during the sleep period. This technology has brought about logic gate characteristics of a 1.7-ns propagation delay time and 0.3-/spl mu/W/MHz/gate power dissipation with a standard load. In addition, an MTCMOS standard cell library has been developed so that conventional CAD tools can be used to lay out low-voltage LSI's. To demonstrate MTCMOS's effectiveness, a PLL LSI based on standard cells was designed as a carrying vehicle. 18-MHz operation at 1 V was achieved using a 0.5-/spl mu/m CMOS process. >

[1]  Katsuhiro Shimohigashi,et al.  Low-voltage ULSI design , 1993 .

[2]  Anantha P. Chandrakasan,et al.  Design techniques for portable systems , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Shin'ichiro Mutoh,et al.  1V high-speed digital circuit technology with 0.5/spl mu/m multi-threshold CMOS , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[4]  M. Ishikawa,et al.  A miniaturized low-power synthesizer module with automatic frequency stabilization (for portable telephone applications) , 1992, [1992 Proceedings] Vehicular Technology Society 42nd VTS Conference - Frontiers of Technology.

[5]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[6]  Masashi Horiguchi,et al.  Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI's , 1993 .

[7]  M. Aoki,et al.  Subthreshold current reduction for decoded-driver by self-reverse biasing (DRAMs) , 1993 .