A 10 bit 16 MS/s redundant SAR ADC with flexible window function for a digitally controlled DC-DC converter in 28 nm CMOS

A 10 bit charge redistribution SAR ADC for digitally controlled DC-DC converters is presented. A redundant search is applied to increase the conversion rate. The required digital circuitry for calculation of the redundant search tree allows implementation of a window mode, where only a reduced input range is converted. The window function enables further speed enhancement without an increase of clock frequency and power consumption. Fabricated in 28 nm SLP CMOS the ADC occupies only 110×85 μm2. In full range mode a conversion rate of 16 MS/s is achieved and in window mode 26.7 MS/s, respectively. With a measured total power consumption of 710 μ\ν and 9.1 bit ENOB a FOM of 81 f J/conv-step is reached. A large input range with constant resolution, highly linear characteristic, and high robustness to PVT variations makes this ADC superior to delay line or ring oscillator based window ADCs.

[1]  F. Kuttner.  A 1.2V 10b 20MS/S Non-Binary Successive Approximation ADC in 0.13μm CMOS , 2002 .

[2]  Bengt E. Jonsson.  A survey of A/D-Converter performance evolution , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.

[3]  Soon-Kyun Shin,et al.  A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[4]  Michiel Steyaert,et al.  A 0.02mm2 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR , 2010, 2010 Symposium on VLSI Circuits.

[5]  F. Kuttner.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Andrea Baschirotto,et al.  A 65-nm, 1-A Buck Converter With Multi-Function SAR-ADC-Based CCM/PSK Digital Control Loop , 2012, IEEE Journal of Solid-State Circuits.

[7]  Tadahiro Kuroda,et al.  A 0.0058mm2 7.0 ENOB 24MS/s 17fJ/conv. threshold configuring SAR ADC with source voltage shifting and interpolation technique , 2013, 2013 Symposium on VLSI Circuits.

[8]  Franz Kuttner,et al.  A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Yan Zhang,et al.  A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  René Schüffny,et al.  A 12-b 4-MS/s SAR ADC With Configurable Redundancy in 28-nm CMOS Technology , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Jan Craninckx,et al.  A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range , 2012, 2012 IEEE International Solid-State Circuits Conference.

[12]  Shuang Xie,et al.  A power and area efficient 65 nm CMOS delay line ADC for on-chip voltage sensing , 2012 .